sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

devicetree: Rename unused parameter max in domain_scan_bus()

Browse Source 
For the PCI root node, input parameter max==0 and output value
max is not relevant for operation.

Change-Id: I23adab24aa957c4d51d703098a9a40ed660b4e6c
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: http://review.coreboot.org/8855
Tested-by: build bot (Jenkins)
Reviewed-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
This commit is contained in:
Kyösti Mälkki 2015-03-19 15:26:52 +02:00
parent cd37a2ba41
commit 6f37017c57
4 changed files with 10 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/device/pci_device.c
View File

@ -1271,10 +1271,11 @@ unsigned int pci_scan_bridge(struct device *dev, unsigned int max)
* @param max The highest bus number assigned up to now. * @param max The highest bus number assigned up to now.
* @return The maximum bus number found, after scanning all subordinate busses. * @return The maximum bus number found, after scanning all subordinate busses.
*/ */
unsigned int pci_domain_scan_bus(device_t dev, unsigned int max) unsigned int pci_domain_scan_bus(device_t dev, unsigned int unused)
{ {
max = pci_scan_bus(dev->link_list, PCI_DEVFN(0, 0), 0xff, max); struct bus *link = dev->link_list;
return max; link->subordinate = pci_scan_bus(link, PCI_DEVFN(0, 0), 0xff, link->secondary);
return unused;
} }
/** /**

4
src/northbridge/amd/agesa/family10/northbridge.c
View File

@ -905,7 +905,7 @@ static void amdfam10_domain_set_resources(device_t dev)
} }
} }
static u32 amdfam10_domain_scan_bus(device_t dev, u32 max) static u32 amdfam10_domain_scan_bus(device_t dev, u32 unused)
{ {
u32 reg; u32 reg;
int i; int i;
@ -942,7 +942,7 @@ static u32 amdfam10_domain_scan_bus(device_t dev, u32 max)
pci_write_config32(f0_dev, HT_TRANSACTION_CONTROL, httc); pci_write_config32(f0_dev, HT_TRANSACTION_CONTROL, httc);
} }
} }
return max; return unused;
} }

4
src/northbridge/amd/agesa/family15/northbridge.c
View File

@ -951,11 +951,11 @@ static void domain_set_resources(device_t dev)
} }
/* all family15's pci devices are under 0x18.0, so we search from dev 0x18 fun 0 */ /* all family15's pci devices are under 0x18.0, so we search from dev 0x18 fun 0 */
static unsigned int f15_pci_domain_scan_bus(device_t dev, unsigned int max) static unsigned int f15_pci_domain_scan_bus(device_t dev, unsigned int unused)
{ {
struct bus *link = dev->link_list; struct bus *link = dev->link_list;
link->subordinate = pci_scan_bus(link, PCI_DEVFN(0x18, 0), 0xff, link->secondary); link->subordinate = pci_scan_bus(link, PCI_DEVFN(0x18, 0), 0xff, link->secondary);
return link->subordinate; return unused;
} }
static struct device_operations pci_domain_ops = { static struct device_operations pci_domain_ops = {

4
src/northbridge/amd/amdk8/northbridge.c
View File

@ -1095,7 +1095,7 @@ static void amdk8_domain_set_resources(device_t dev)
} }
static u32 amdk8_domain_scan_bus(device_t dev, u32 max) static u32 amdk8_domain_scan_bus(device_t dev, u32 unused)
{ {
u32 reg; u32 reg;
int i; int i;
@ -1131,7 +1131,7 @@ static u32 amdk8_domain_scan_bus(device_t dev, u32 max)
pci_write_config32(f0_dev, HT_TRANSACTION_CONTROL, httc); pci_write_config32(f0_dev, HT_TRANSACTION_CONTROL, httc);
} }
} }
return max; return unused;
} }
static struct device_operations pci_domain_ops = { static struct device_operations pci_domain_ops = {