sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

We call this cache as ram everywhere, so let's call it the same in Kconfig

Browse Source 
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Myles Watson <mylesgw@gmail.com>
Acked-by: Peter Stuge <peter@stuge.se>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5756 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer
2010-08-30 17:53:13 +00:00
committed by Stefan Reinauer
parent 849498d447
commit 704b59662d
87 changed files with 114 additions and 114 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/cpu/x86/mtrr/earlymtrr.c
View File

@@ -62,7 +62,7 @@ static inline void cache_lbmem(int type)
enable_cache();
}
#if !defined(CONFIG_USE_DCACHE_RAM) || (CONFIG_USE_DCACHE_RAM == 0)
#if !defined(CONFIG_CACHE_AS_RAM) || (CONFIG_CACHE_AS_RAM == 0)
/* the fixed and variable MTTRs are power-up with random values,
* clear them to MTRR_TYPE_UNCACHEABLE for safty.
*/