cpu/intel/car/non-evict: Select NO_FIXED_XIP_ROM_SIZE
CPU's featuring a non eviction mode cache the whole ROM. Therefore XIP stages don't need to follow some alignment constraints. Change-Id: I4a30f31baa0f90279c0690ceb6aefea6de461bd9 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32442 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
committed by
Patrick Georgi
parent
5417c84f7d
commit
74f9fe6e58
@@ -25,15 +25,12 @@ config CPU_SPECIFIC_OPTIONS
|
||||
select CPU_INTEL_COMMON
|
||||
select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM
|
||||
select PARALLEL_MP
|
||||
select NO_FIXED_XIP_ROM_SIZE
|
||||
|
||||
config BOOTBLOCK_CPU_INIT
|
||||
string
|
||||
default "cpu/intel/model_206ax/bootblock.c"
|
||||
|
||||
config XIP_ROM_SIZE
|
||||
hex
|
||||
default 0x20000 if USE_NATIVE_RAMINIT
|
||||
|
||||
config SMM_TSEG_SIZE
|
||||
hex
|
||||
default 0x800000
|
||||
|
Reference in New Issue
Block a user