sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Updated ep405pc to latest config system.

Browse Source 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1984 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Greg Watson
2005-07-20 18:28:12 +00:00
parent 304f24c2d2
commit 78e0b0edf4
9 changed files with 170 additions and 118 deletions
Download Patch File Download Diff File Expand all files Collapse all files

145
targets/embeddedplanet/ep405pc/Config.lb
View File

@@ -1,96 +1,66 @@
# Config file for Embedded Planet EP405PC board
# This will make a target directory of ./ep405pc
loadoptions
target ep405pc
uses CPU_OPT
uses CROSS_COMPILE
uses HAVE_OPTION_TABLE
uses CONFIG_COMPRESS
uses CONFIG_CHIP_CONFIGURE
uses DEFAULT_CONSOLE_LOGLEVEL
uses CONFIG_USE_INIT
uses CONFIG_CONSOLE_SERIAL8250
uses TTYS0_BAUD TTYS0_DIV
uses NO_POST
uses CONFIG_IDE
uses CONFIG_FS_STREAM
uses CONFIG_FS_EXT2
uses CONFIG_FS_ISO9660
uses CONFIG_FS_FAT
uses AUTOBOOT_CMDLINE
uses CONFIG_SYS_CLK_FREQ
uses IDE_BOOT_DRIVE
uses IDE_SWAB IDE_OFFSET
uses ROM_SIZE
uses _RESET
uses _EXCEPTION_VECTORS
uses _ROMBASE
uses _ROMSTART
uses _RAMBASE
uses _RAMSTART
uses EMBEDDED_RAM_SIZE
uses STACK_SIZE HEAP_SIZE
## Enable PPC405 instructions
option CPU_OPT="-Wa,-m405"
## use a cross compiler
#option CROSS_COMPILE="powerpc-eabi-"
## Use stage 1 initialization code
option CONFIG_USE_INIT=1
## Use chip configuration
option CONFIG_CHIP_CONFIGURE=1
## We don't use compressed image
option CONFIG_COMPRESS=0
## Turn off POST codes
option NO_POST=1
## Enable serial console
option DEFAULT_CONSOLE_LOGLEVEL=8
option CONFIG_CONSOLE_SERIAL8250=1
# Divisor of 69 == 9600 baud due to weird clocking
option TTYS0_DIV=69
option TTYS0_BAUD=9600
## Boot linux from IDE
option CONFIG_IDE=1
option CONFIG_FS_STREAM=1
option CONFIG_FS_EXT2=1
option CONFIG_FS_ISO9660=1
option CONFIG_FS_FAT=1
option AUTOBOOT_CMDLINE="hda1:/vmlinuz"
option ROM_SIZE=1048576
## Board has fixed size RAM
option EMBEDDED_RAM_SIZE=64*1024*1024
## LinuxBIOS C code runs at this location in RAM
option _RAMBASE=0x00100000
##
## Use a 64K stack
##
option STACK_SIZE=0x10000
##
## Use a 64K heap
##
option HEAP_SIZE=0x10000
##
## System clock
##
option CONFIG_SYS_CLK_FREQ=33
mainboard embeddedplanet/ep405pc
romimage "normal"
## Enable PPC405 instructions
option CPU_OPT="-mcpu=405"
## use a cross compiler
#option CROSS_COMPILE="powerpc-ibm-eabi-"
## Use stage 1 initialization code
option CONFIG_USE_INIT=1
## Use chip configuration
option CONFIG_CHIP_CONFIGURE=1
## We don't use compressed image
option CONFIG_COMPRESS=0
## Turn off POST codes
option NO_POST=1
## Enable serial console
option DEFAULT_CONSOLE_LOGLEVEL=8
option CONFIG_CONSOLE_SERIAL8250=1
# Divisor of 69 == 9600 baud due to weird clocking
option TTYS0_DIV=69
option TTYS0_BAUD=9600
## Boot linux from IDE
option CONFIG_IDE=1
option CONFIG_FS_STREAM=1
option CONFIG_FS_EXT2=1
option CONFIG_FS_ISO9660=1
option CONFIG_FS_FAT=1
option AUTOBOOT_CMDLINE="hda1:/vmlinuz"
option ROM_SIZE=1048576
## Board has fixed size RAM
option EMBEDDED_RAM_SIZE=64*1024*1024
## LinuxBIOS C code runs at this location in RAM
option _RAMBASE=0x00100000
##
## Use a 64K stack
##
option STACK_SIZE=0x10000
##
## Use a 64K heap
##
option HEAP_SIZE=0x10000
##
## System clock
##
option CONFIG_SYS_CLK_FREQ=33
##
option _ROMBASE=0xfff00000
@@ -106,7 +76,6 @@ romimage "normal"
## linuxBIOS C code runs at this location in RAM
option _RAMBASE=0x00100000
mainboard embeddedplanet/ep405pc
end
buildrom ./linuxbios.rom ROM_SIZE "normal"