mainboard/google: Update the TLMM registers for sdhc
Update the TLMM register values for eMMC and SD card on Trogdor, Herobrine and Mistral boards. BUG=b:196936525 TEST=Validated on qualcomm sc7280 and sc7180 development board and checked basic boot up. Signed-off-by: Shaik Sajida Bhanu <sbhanu@codeaurora.org> Change-Id: Iccdb7757027c6de424a82e4374bad802501ac83c Reviewed-on: https://review.coreboot.org/c/coreboot/+/57450 Reviewed-by: Shelley Chen <shchen@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
committed by
Julius Werner
parent
e3cf008d88
commit
7bf3d0cbd8
@@ -9,4 +9,7 @@
|
||||
#define TLMM_SOUTH_TILE_BASE 0x1000000
|
||||
#define GCC_BASE 0x01800000
|
||||
|
||||
/* SDHC TLMM Registers */
|
||||
#define SDC1_TLMM_CFG_ADDR 0x010C2000
|
||||
|
||||
#endif /* __SOC_QUALCOMM_QCS405_ADDRESS_MAP_H__ */
|
||||
|
@@ -56,4 +56,8 @@
|
||||
#define GPIO_FUNC_QSPI_DATA_1 GPIO65_FUNC_QSPI_DATA_1
|
||||
#define GPIO_FUNC_QSPI_CLK GPIO63_FUNC_QSPI_CLK
|
||||
|
||||
/* SDHC TLMM Registers */
|
||||
#define SDC1_TLMM_CFG_ADDR 0x03D7A000
|
||||
#define SDC2_TLMM_CFG_ADDR 0x03D7B000
|
||||
|
||||
#endif /* __SOC_QUALCOMM_SC7180_ADDRESS_MAP_H__ */
|
||||
|
@@ -24,4 +24,8 @@
|
||||
#define GPIO_FUNC_QSPI_DATA_1 GPIO13_FUNC_QSPI_DATA_1
|
||||
#define GPIO_FUNC_QSPI_CLK GPIO14_FUNC_QSPI_CLK
|
||||
|
||||
/* SDHC TLMM Registers */
|
||||
#define SDC1_TLMM_CFG_ADDR 0x0F1B3000
|
||||
#define SDC2_TLMM_CFG_ADDR 0x0F1B4000
|
||||
|
||||
#endif /* __SOC_QUALCOMM_SC7280_ADDRESS_MAP_H__ */
|
||||
|
Reference in New Issue
Block a user