soc/amd/picasso: add sd/emmc0 configuration to chip.h
In order to isolate mainboard code from direct FSPS manipulation allow sd/emmc0 configuration to be supplied by devicetree.cb. BUG=b:153502861 Change-Id: I2569ccccd638faaf2c9ac68fe582ecb9fa967d9f Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/third_party/coreboot/+/2146439 Commit-Queue: Aaron Durbin <adurbin@google.com> Tested-by: Aaron Durbin <adurbin@google.com> Reviewed-by: Furquan Shaikh <furquan@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40876 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
@@ -86,6 +86,21 @@ struct soc_amd_picasso_config {
|
||||
enum spi100_speed spi_fast_speed;
|
||||
enum spi100_speed spi_altio_speed;
|
||||
enum spi100_speed spi_tpm_speed;
|
||||
|
||||
enum {
|
||||
SD_EMMC_DISABLE,
|
||||
SD_EMMC_SD_LOW_SPEED,
|
||||
SD_EMMC_SD_HIGH_SPEED,
|
||||
SD_EMMC_SD_UHS_I_SDR_50,
|
||||
SD_EMMC_SD_UHS_I_DDR_50,
|
||||
SD_EMMC_SD_UHS_I_SDR_104,
|
||||
SD_EMMC_EMMC_SDR_26,
|
||||
SD_EMMC_EMMC_SDR_52,
|
||||
SD_EMMC_EMMC_DDR_52,
|
||||
SD_EMMC_EMMC_HS200,
|
||||
SD_EMMC_EMMC_HS400,
|
||||
SD_EMMC_EMMC_HS300,
|
||||
} sd_emmc_config;
|
||||
};
|
||||
|
||||
typedef struct soc_amd_picasso_config config_t;
|
||||
|
Reference in New Issue
Block a user