sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

grunt: Wire up the EC SMI handler

Browse Source 
This won't actually get called yet since the GPIO pin has not been
configured as SMI.

BUG=b:80295434
TEST=grunt: Made sure events could be processed.

Change-Id: I189e26196e4543b3e34bff5d9df8566eff07d585
Signed-off-by: Raul E Rangel <rrangel@chromium.org>
Reviewed-on: https://review.coreboot.org/26546
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Raul E Rangel
2018-05-25 16:11:39 -06:00
committed by Martin Roth
parent 06bc4d712c
commit 8173ad1ed7
2 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
src/mainboard/google/kahlee/smihandler.c
View File

@ -20,6 +20,13 @@
#include <soc/smi.h> #include <soc/smi.h>
#include <variant/ec.h> #include <variant/ec.h>
void mainboard_smi_gpi(u32 gpi_sts)
{
if (IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC))
if (gpi_sts & (1 << EC_SMI_GPI))
chromeec_smi_process_events();
}
void mainboard_smi_sleep(u8 slp_typ) void mainboard_smi_sleep(u8 slp_typ)
{ {
if (IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC)) if (IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC))

1
src/soc/amd/common/block/acpi/Makefile.inc
View File

@ -1 +1,2 @@
ramstage-y += halt.c ramstage-y += halt.c
smm-y += halt.c