sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/tigerlake/fsp_params.c: Add INT D routing for PEG60

Browse Source 
Debian 11 reports ´0:6:0 can´t derive routing for PCI INT D´.

Use FIXED_INT_PIRQ for INT D to PIRQ routing table.

BUG=NA
TEST=Boot Debian 11 on Siemens AS_TGL1 and verify no PIRQ error message
in ´dmesg´

Change-Id: If38c7b6f664e0f6533e583ce62504281a4092720
Signed-off-by: Frans Hendriks <fhendriks@eltan.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/66824
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Frans Hendriks 2022-08-17 09:59:29 +02:00 committed by Felix Held
parent e0ddb37ae8
commit 82f0a68a98
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/soc/intel/tigerlake/fsp_params.c
View File

@ -122,7 +122,7 @@ static const struct slot_irq_constraints irq_constraints[] = {
{ {
.slot = SA_DEV_SLOT_CPU_PCIE, .slot = SA_DEV_SLOT_CPU_PCIE,
.fns = { .fns = {
ANY_PIRQ(SA_DEVFN_CPU_PCIE), FIXED_INT_PIRQ(SA_DEVFN_CPU_PCIE, PCI_INT_D, PIRQ_D),
}, },
}, },
{ {