armv7: replace magic constant for romstage location
This replaces 0x02023400 with an SoC-specific Kconfig variable. Change-Id: I21482d54a1e1fa6c4437c030ddae2b0bb3331551 Signed-off-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: http://review.coreboot.org/2130 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
parent
d6b0889feb
commit
8a5ee9ce04
@ -39,8 +39,7 @@ ENTRY(_start)
|
|||||||
|
|
||||||
SECTIONS
|
SECTIONS
|
||||||
{
|
{
|
||||||
/* FIXME: replace this with CPU-specific Kconfig variable */
|
. = CONFIG_ROMSTAGE_BASE;
|
||||||
. = 0x02023400; /* Exynos5 */
|
|
||||||
|
|
||||||
.romtext . : {
|
.romtext . : {
|
||||||
_rom = .;
|
_rom = .;
|
||||||
|
@ -63,6 +63,10 @@ config SPL_TEXT_BASE
|
|||||||
help
|
help
|
||||||
Location of SPL. Default location is within iRAM region.
|
Location of SPL. Default location is within iRAM region.
|
||||||
|
|
||||||
|
config ROMSTAGE_BASE
|
||||||
|
hex
|
||||||
|
default SPL_TEXT_BASE
|
||||||
|
|
||||||
# FIXME: increased "SPL" size to get around build issues
|
# FIXME: increased "SPL" size to get around build issues
|
||||||
#config SPL_MAX_SIZE
|
#config SPL_MAX_SIZE
|
||||||
# hex "SPL executable max size"
|
# hex "SPL executable max size"
|
||||||
|
Loading…
x
Reference in New Issue
Block a user