sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/broadwell/xhci.c: Align with Lynx Point

Browse Source 
Change-Id: Idf40e2687b064c5ec7834e3c7d7ea9c8cb83c882
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45721
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Angel Pons
2020-09-25 01:04:51 +02:00
committed by Nico Huber
parent 3b8b00fd39
commit 8b8b271f12
1 changed files with 2 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
src/soc/intel/broadwell/xhci.c
View File

@@ -129,7 +129,6 @@ static void usb_xhci_reset_usb3(pci_devfn_t dev, int all)
/* Handler for XHCI controller on entry to S3/S4/S5 */ /* Handler for XHCI controller on entry to S3/S4/S5 */
void usb_xhci_sleep_prepare(pci_devfn_t dev, u8 slp_typ) void usb_xhci_sleep_prepare(pci_devfn_t dev, u8 slp_typ)
{ {
u16 reg16;
u32 reg32; u32 reg32;
u8 *mem_base = usb_xhci_mem_base(dev); u8 *mem_base = usb_xhci_mem_base(dev);
u8 is_broadwell = !!(cpu_family_model() == BROADWELL_FAMILY_ULT); u8 is_broadwell = !!(cpu_family_model() == BROADWELL_FAMILY_ULT);
@@ -138,18 +137,13 @@ void usb_xhci_sleep_prepare(pci_devfn_t dev, u8 slp_typ)
return; return;
/* Set D0 state */ /* Set D0 state */
reg16 = pci_read_config16(dev, XHCI_PWR_CTL_STS); pci_update_config16(dev, XHCI_PWR_CTL_STS, ~XHCI_PWR_CTL_SET_MASK, XHCI_PWR_CTL_SET_D0);
reg16 &= ~XHCI_PWR_CTL_SET_MASK;
reg16 |= XHCI_PWR_CTL_SET_D0;
pci_write_config16(dev, XHCI_PWR_CTL_STS, reg16);
if (!is_broadwell) { if (!is_broadwell) {
/* This WA is only for lpt */ /* This WA is only for lpt */
/* Clear PCI 0xB0[14:13] */ /* Clear PCI 0xB0[14:13] */
reg32 = pci_read_config32(dev, 0xb0); pci_and_config32(dev, 0xb0, ~((1 << 14) | (1 << 13)));
reg32 &= ~((1 << 14) | (1 << 13));
pci_write_config32(dev, 0xb0, reg32);
/* Clear MMIO 0x816c[14,2] */ /* Clear MMIO 0x816c[14,2] */
reg32 = read32(mem_base + 0x816c); reg32 = read32(mem_base + 0x816c);