sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Cosmetic cleanup.

Browse Source 
Signed-off-by: Scott Duplichan <scott@notabs.org>
Acked-by: Marc Jones <marcj303@gmail.com>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6594 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Scott Duplichan
2011-05-15 22:10:15 +00:00
committed by Marc Jones
parent 5d878ad312
commit 8c46263721
5 changed files with 6 additions and 37 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
src/cpu/amd/agesa_wrapper/family14/model_14_init.c
View File

@ -31,7 +31,6 @@
#include <cpu/cpu.h>
#include <cpu/x86/cache.h>
#include <cpu/x86/mtrr.h>
#include <cpu/amd/multicore.h>
#include <cpu/amd/amdfam14.h>
#define MCI_STATUS 0x401
@ -58,19 +57,15 @@ void wrmsr_amd(u32 index, msr_t msr)
static void model_14_init(device_t dev)
{
printk(BIOS_DEBUG, "Model 14 Init - a no-op.\n");
printk(BIOS_DEBUG, "Model 14 Init.\n");
u8 i;
msr_t msr;
int msrno;
struct node_core_id id;
#if CONFIG_LOGICAL_CPUS == 1
u32 siblings;
#endif
// id = get_node_core_id(read_nb_cfg_54()); /* nb_cfg_54 can not be set */
// printk(BIOS_DEBUG, "nodeid = %02d, coreid = %02d\n", id.nodeid, id.coreid);
disable_cache ();
/* Enable access to AMD RdDram and WrDram extension bits */
msr = rdmsr(SYSCFG_MSR);
@ -100,10 +95,6 @@ static void model_14_init(device_t dev)
/* Enable the local cpu apics */
setup_lapic();
/* Set the processor name string */
// init_processor_name();
#if CONFIG_LOGICAL_CPUS == 1
siblings = cpuid_ecx(0x80000008) & 0xff;