Constify struct cpu_device_id instances
There is currently no case where a struct cpu_device_id instance needs to be modified. Thus, declare all instances as const. Change-Id: I5ec7460b56d75d255b3451d76a46df76a51d6365 Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-on: https://review.coreboot.org/22526 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
committed by
Martin Roth
parent
46234ea36b
commit
8f06ce3512
@@ -42,7 +42,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = ep80579_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x10650 }, /* EP80579 */
|
||||
{ 0, 0 },
|
||||
};
|
||||
|
@@ -375,7 +375,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_206ax_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x206a0 }, /* Intel Sandybridge */
|
||||
{ X86_VENDOR_INTEL, 0x206a6 }, /* Intel Sandybridge D1 */
|
||||
{ X86_VENDOR_INTEL, 0x206a7 }, /* Intel Sandybridge D2/J1 */
|
||||
|
@@ -161,7 +161,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_406dx_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x406d0 }, /* Intel Avoton/Rangeley A1 */
|
||||
{ X86_VENDOR_INTEL, 0x406d8 }, /* Intel Avoton/Rangeley B0 */
|
||||
{ 0, 0 },
|
||||
|
@@ -789,7 +789,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = haswell_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x306c1 }, /* Intel Haswell 4+2 A0 */
|
||||
{ X86_VENDOR_INTEL, 0x306c2 }, /* Intel Haswell 4+2 B0 */
|
||||
{ X86_VENDOR_INTEL, 0x40650 }, /* Intel Haswell ULT B0 */
|
||||
|
@@ -322,7 +322,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_1067x_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x10676 }, /* Intel Core 2 Solo/Core Duo */
|
||||
{ X86_VENDOR_INTEL, 0x10677 },
|
||||
{ X86_VENDOR_INTEL, 0x1067A },
|
||||
|
@@ -118,7 +118,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_106cx_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x106c0 }, /* Intel Atom 230 */
|
||||
{ X86_VENDOR_INTEL, 0x106ca }, /* Intel Atom D5xx */
|
||||
{ 0, 0 },
|
||||
|
@@ -359,7 +359,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_2065x_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x20652 }, /* Intel Nehalem */
|
||||
{ X86_VENDOR_INTEL, 0x20655 }, /* Intel Nehalem */
|
||||
{ 0, 0 },
|
||||
|
@@ -557,7 +557,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_206ax_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x206a0 }, /* Intel Sandybridge */
|
||||
{ X86_VENDOR_INTEL, 0x206a6 }, /* Intel Sandybridge D1 */
|
||||
{ X86_VENDOR_INTEL, 0x206a7 }, /* Intel Sandybridge D2/J1 */
|
||||
|
@@ -54,7 +54,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
* Intel Pentium II Xeon Processor Specification Update
|
||||
* http://download.intel.com/support/processors/pentiumii/xeon/24377632.pdf
|
||||
*/
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0650 }, /* PII/Celeron, dA0/mdA0/A0 */
|
||||
{ X86_VENDOR_INTEL, 0x0651 }, /* PII/Celeron, dA1/A1 */
|
||||
{ X86_VENDOR_INTEL, 0x0652 }, /* PII/Celeron/Xeon, dB0/mdB0/B0 */
|
||||
|
@@ -55,7 +55,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
* Intel Pentium III Processor Specification Update
|
||||
* http://download.intel.com/design/intarch/specupdt/24445358.pdf
|
||||
*/
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0671 },
|
||||
{ X86_VENDOR_INTEL, 0x0672 }, /* PIII, kB0 */
|
||||
{ X86_VENDOR_INTEL, 0x0673 }, /* PIII, kC0 */
|
||||
|
@@ -65,7 +65,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
* Mobile Intel Pentium III/III-M Processor Specification Update
|
||||
* http://download.intel.com/design/intarch/specupdt/24530663.pdf
|
||||
*/
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0680 },
|
||||
{ X86_VENDOR_INTEL, 0x0681 }, /* PIII, cA2/cA2c/A2/BA2/PA2/MA2 */
|
||||
{ X86_VENDOR_INTEL, 0x0683 }, /* PIII/Celeron, cB0/cB0c/B0/BB0/PB0/MB0*/
|
||||
|
@@ -39,7 +39,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_69x_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0690 }, /* Pentium M */
|
||||
{ X86_VENDOR_INTEL, 0x0695 },
|
||||
{ 0, 0 },
|
||||
|
@@ -59,7 +59,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
* Intel Pentium III Processor Specification Update
|
||||
* http://download.intel.com/design/intarch/specupdt/24445358.pdf
|
||||
*/
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x06b1 }, /* Pentium III/Celeron, tA1/A1/FPA1 */
|
||||
{ X86_VENDOR_INTEL, 0x06b4 }, /* Pentium III, tB1/FPB1 */
|
||||
{ 0, 0 },
|
||||
|
@@ -39,7 +39,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_6dx_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
/* Pentium M on 90nm with 2MiB of L2 cache */
|
||||
{ X86_VENDOR_INTEL, 0x06D0 },
|
||||
{ X86_VENDOR_INTEL, 0x06D6 },
|
||||
|
@@ -156,7 +156,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_6ex_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x06e0 }, /* Intel Core Solo/Core Duo */
|
||||
{ X86_VENDOR_INTEL, 0x06e8 }, /* Intel Core Solo/Core Duo */
|
||||
{ X86_VENDOR_INTEL, 0x06ec }, /* Intel Core Solo/Core Duo */
|
||||
|
@@ -170,7 +170,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_6fx_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x06f0 }, /* Intel Core 2 Solo/Core Duo */
|
||||
{ X86_VENDOR_INTEL, 0x06f2 }, /* Intel Core 2 Solo/Core Duo */
|
||||
{ X86_VENDOR_INTEL, 0x06f6 }, /* Intel Core 2 Solo/Core Duo */
|
||||
|
@@ -64,7 +64,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
* Mobile Intel Pentium III/III-M Processor Specification Update
|
||||
* http://download.intel.com/design/intarch/specupdt/24530663.pdf
|
||||
*/
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0611 }, /* Pentium Pro, B0 */
|
||||
{ X86_VENDOR_INTEL, 0x0612 }, /* Pentium Pro, C0 */
|
||||
{ X86_VENDOR_INTEL, 0x0616 }, /* Pentium Pro, sA0 */
|
||||
|
@@ -39,7 +39,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_f0x_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0f07 },
|
||||
{ X86_VENDOR_INTEL, 0x0f0A },
|
||||
{ 0, 0 },
|
||||
|
@@ -39,7 +39,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_f1x_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0f12 },
|
||||
{ X86_VENDOR_INTEL, 0x0f13 },
|
||||
{ 0, 0 },
|
||||
|
@@ -47,7 +47,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_f2x_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0f22 },
|
||||
{ X86_VENDOR_INTEL, 0x0f24 },
|
||||
{ X86_VENDOR_INTEL, 0x0f25 },
|
||||
|
@@ -47,7 +47,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_f3x_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0f34 }, /* Xeon */
|
||||
{ 0, 0 },
|
||||
};
|
||||
|
@@ -47,7 +47,7 @@ static struct device_operations cpu_dev_ops = {
|
||||
.init = model_f4x_init,
|
||||
};
|
||||
|
||||
static struct cpu_device_id cpu_table[] = {
|
||||
static const struct cpu_device_id cpu_table[] = {
|
||||
{ X86_VENDOR_INTEL, 0x0f41 }, /* Xeon */
|
||||
{ 0, 0 },
|
||||
};
|
||||
|
Reference in New Issue
Block a user