soc/amd/genoa/chipset.cb: add missing non-transparent PCI bridges
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I2d5efa948e8bd993ca4b5af80f664db687b8a766 Reviewed-on: https://review.coreboot.org/c/coreboot/+/79455 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
This commit is contained in:
@@ -115,6 +115,8 @@ chip soc/amd/genoa
|
|||||||
device pci 07.1 alias gpp_bridge_1_a off
|
device pci 07.1 alias gpp_bridge_1_a off
|
||||||
device pci 0.0 on end # Dummy PCIe function
|
device pci 0.0 on end # Dummy PCIe function
|
||||||
device pci 0.1 off end #SDXI
|
device pci 0.1 off end #SDXI
|
||||||
|
device pci 0.2 alias primary_NTB_1 off end # Primary PCIe Non-TransparentBridge
|
||||||
|
device pci 0.3 alias secondry_NTB_1 off end # Secondary vNTB
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
||||||
@@ -156,6 +158,8 @@ chip soc/amd/genoa
|
|||||||
device pci 07.1 alias gpp_bridge_2_a off
|
device pci 07.1 alias gpp_bridge_2_a off
|
||||||
device pci 0.0 on end # Dummy PCIe function
|
device pci 0.0 on end # Dummy PCIe function
|
||||||
device pci 0.1 off end
|
device pci 0.1 off end
|
||||||
|
device pci 0.2 alias primary_NTB_2 off end # Primary PCIe Non-TransparentBridge
|
||||||
|
device pci 0.3 alias secondry_NTB_2 off end # Secondary vNTB
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
||||||
|
Reference in New Issue
Block a user