sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-53

Browse Source 
Creator:  Yinghai Lu <yhlu@tyan.com>

more safe stack in ram for cache_as_ram


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1969 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
arch import user (historical)
2005-07-06 17:17:39 +00:00
parent c5d9e3b6dd
commit 93cabf12d1
8 changed files with 24 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/tyan/s2735/cache_as_ram_auto.c
View File

@@ -304,9 +304,9 @@ cpu_reset_x:
__asm__ volatile ( __asm__ volatile (
/* set new esp */ /* before _RAMBASE */ /* set new esp */ /* before _RAMBASE */
"movl %0, %%ebp\n\t" "subl %0, %%ebp\n\t"
"movl %0, %%esp\n\t" "subl %0, %%esp\n\t"
::"a"( _RAMBASE - 4 ) ::"a"( (DCACHE_RAM_BASE + DCACHE_RAM_SIZE)- _RAMBASE )
); );
{ {

6
src/mainboard/tyan/s2881/cache_as_ram_auto.c
View File

@@ -355,9 +355,9 @@ cpu_reset_x:
__asm__ volatile ( __asm__ volatile (
/* set new esp */ /* before _RAMBASE */ /* set new esp */ /* before _RAMBASE */
"movl %0, %%ebp\n\t" "subl %0, %%ebp\n\t"
"movl %0, %%esp\n\t" "subl %0, %%esp\n\t"
::"a"( _RAMBASE - 4 ) ::"a"( (DCACHE_RAM_BASE + DCACHE_RAM_SIZE)- _RAMBASE )
); );
{ {

6
src/mainboard/tyan/s2882/cache_as_ram_auto.c
View File

@@ -351,9 +351,9 @@ cpu_reset_x:
__asm__ volatile ( __asm__ volatile (
/* set new esp */ /* before _RAMBASE */ /* set new esp */ /* before _RAMBASE */
"movl %0, %%ebp\n\t" "subl %0, %%ebp\n\t"
"movl %0, %%esp\n\t" "subl %0, %%esp\n\t"
::"a"( _RAMBASE - 4 ) ::"a"( (DCACHE_RAM_BASE + DCACHE_RAM_SIZE)- _RAMBASE )
); );
{ {

6
src/mainboard/tyan/s2885/cache_as_ram_auto.c
View File

@@ -433,9 +433,9 @@ cpu_reset_x:
__asm__ volatile ( __asm__ volatile (
/* set new esp */ /* before _RAMBASE */ /* set new esp */ /* before _RAMBASE */
"movl %0, %%ebp\n\t" "subl %0, %%ebp\n\t"
"movl %0, %%esp\n\t" "subl %0, %%esp\n\t"
::"a"( _RAMBASE - 4 ) ::"a"( (DCACHE_RAM_BASE + DCACHE_RAM_SIZE)- _RAMBASE )
); );
{ {

6
src/mainboard/tyan/s2891/cache_as_ram_auto.c
View File

@@ -373,9 +373,9 @@ cpu_reset_x:
__asm__ volatile ( __asm__ volatile (
/* set new esp */ /* before _RAMBASE */ /* set new esp */ /* before _RAMBASE */
"movl %0, %%ebp\n\t" "subl %0, %%ebp\n\t"
"movl %0, %%esp\n\t" "subl %0, %%esp\n\t"
::"a"( _RAMBASE - 4 ) ::"a"( (DCACHE_RAM_BASE + DCACHE_RAM_SIZE)- _RAMBASE )
); );
{ {

6
src/mainboard/tyan/s2892/cache_as_ram_auto.c
View File

@@ -377,9 +377,9 @@ cpu_reset_x:
__asm__ volatile ( __asm__ volatile (
/* set new esp */ /* before _RAMBASE */ /* set new esp */ /* before _RAMBASE */
"movl %0, %%ebp\n\t" "subl %0, %%ebp\n\t"
"movl %0, %%esp\n\t" "subl %0, %%esp\n\t"
::"a"( _RAMBASE - 4 ) ::"a"( (DCACHE_RAM_BASE + DCACHE_RAM_SIZE)- _RAMBASE )
); );
{ {

6
src/mainboard/tyan/s2895/cache_as_ram_auto.c
View File

@@ -455,9 +455,9 @@ cpu_reset_x:
__asm__ volatile ( __asm__ volatile (
/* set new esp */ /* before _RAMBASE */ /* set new esp */ /* before _RAMBASE */
"movl %0, %%ebp\n\t" "subl %0, %%ebp\n\t"
"movl %0, %%esp\n\t" "subl %0, %%esp\n\t"
::"a"( _RAMBASE - 4 ) ::"a"( (DCACHE_RAM_BASE + DCACHE_RAM_SIZE)- _RAMBASE )
); );
{ {

6
src/mainboard/tyan/s4882/cache_as_ram_auto.c
View File

@@ -419,9 +419,9 @@ cpu_reset_x:
__asm__ volatile ( __asm__ volatile (
/* set new esp */ /* before _RAMBASE */ /* set new esp */ /* before _RAMBASE */
"movl %0, %%ebp\n\t" "subl %0, %%ebp\n\t"
"movl %0, %%esp\n\t" "subl %0, %%esp\n\t"
::"a"( _RAMBASE - 4 ) ::"a"( (DCACHE_RAM_BASE + DCACHE_RAM_SIZE)- _RAMBASE )
); );
{ {