sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel/common/pch: Add Kconfig SOC_INTEL_COMMON_IBL_BASE

Browse Source 
IBL (Integrated Boot Logic) provides a subset of server
PCH logics for no-PCH solution. IBL is with limited features
and registers exposed, PCIe root ports/USB/SATA/LAN support are
removed.

Change-Id: I8f3d64a2dd3b79ec5a9e4306f40b012b00387259
Signed-off-by: Shuo Liu <shuo.liu@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/81314
Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Shuo Liu
2024-03-11 04:56:19 +08:00
committed by Lean Sheng Tan
parent f2daf2480b
commit 96d7524ee6
3 changed files with 44 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

33
src/soc/intel/common/pch/Kconfig
View File

@ -75,3 +75,36 @@ config PCH_SPECIFIC_CLIENT_OPTIONS
select SOC_INTEL_COMMON_BLOCK_XDCI select SOC_INTEL_COMMON_BLOCK_XDCI
endif # SOC_INTEL_COMMON_PCH_BASE endif # SOC_INTEL_COMMON_PCH_BASE
config SOC_INTEL_COMMON_IBL_BASE
bool
depends on SOC_INTEL_COMMON_BLOCK
depends on !SOC_INTEL_COMMON_PCH_BASE
help
Common code blocks for integrated boot logic known as IBL. IBL is still
compatible with PCH interfaces, but with limited features/registers
exposed and certain revises.
if SOC_INTEL_COMMON_IBL_BASE
source "src/soc/intel/common/pch/*/Kconfig"
config IBL_SPECIFIC_BASE_OPTIONS
def_bool y
select SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG
select SOC_INTEL_COMMON_BLOCK_FAST_SPI
select SOC_INTEL_COMMON_BLOCK_GPIO
select SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG
select SOC_INTEL_COMMON_BLOCK_ITSS
select SOC_INTEL_COMMON_BLOCK_LPC
select SOC_INTEL_COMMON_BLOCK_P2SB
select SOC_INTEL_COMMON_BLOCK_PCR
select SOC_INTEL_COMMON_BLOCK_PMC
select SOC_INTEL_COMMON_BLOCK_RTC
select SOC_INTEL_COMMON_BLOCK_SMBUS
select SOC_INTEL_COMMON_BLOCK_SPI
select SOC_INTEL_COMMON_BLOCK_TIMER
select SOC_INTEL_COMMON_PCH_LOCKDOWN
select SOUTHBRIDGE_INTEL_COMMON_SMBUS
endif # SOC_INTEL_COMMON_IBL_BASE

5
src/soc/intel/common/pch/Makefile.mk
View File

@ -1,6 +1,11 @@
## SPDX-License-Identifier: GPL-2.0-only ## SPDX-License-Identifier: GPL-2.0-only
subdirs-$(CONFIG_SOC_INTEL_COMMON_PCH_BASE) += ./* subdirs-$(CONFIG_SOC_INTEL_COMMON_PCH_BASE) += ./*
subdirs-$(CONFIG_SOC_INTEL_COMMON_IBL_BASE) += ./*
ifeq ($(CONFIG_SOC_INTEL_COMMON_PCH_BASE),y) ifeq ($(CONFIG_SOC_INTEL_COMMON_PCH_BASE),y)
CPPFLAGS_common += -I$(src)/soc/intel/common/pch/include/ CPPFLAGS_common += -I$(src)/soc/intel/common/pch/include/
endif endif
ifeq ($(CONFIG_SOC_INTEL_COMMON_IBL_BASE),y)
CPPFLAGS_common += -I$(src)/soc/intel/common/pch/include/
endif

7
src/soc/intel/xeon_sp/Kconfig
View File

@ -2,6 +2,10 @@
source "src/soc/intel/xeon_sp/*/Kconfig" source "src/soc/intel/xeon_sp/*/Kconfig"
config XEON_SP_IBL
bool
default n
config XEON_SP_COMMON_BASE config XEON_SP_COMMON_BASE
bool bool
select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ACPI_INTEL_HARDWARE_SLEEP_VALUES
@ -31,9 +35,10 @@ config XEON_SP_COMMON_BASE
select SOC_INTEL_COMMON_BLOCK_PMC_DISCOVERABLE select SOC_INTEL_COMMON_BLOCK_PMC_DISCOVERABLE
select SOC_INTEL_COMMON_BLOCK_SMM select SOC_INTEL_COMMON_BLOCK_SMM
select SOC_INTEL_COMMON_BLOCK_TCO select SOC_INTEL_COMMON_BLOCK_TCO
select SOC_INTEL_COMMON_PCH_SERVER
select SUPPORT_CPU_UCODE_IN_CBFS select SUPPORT_CPU_UCODE_IN_CBFS
select SMM_PCI_RESOURCE_STORE select SMM_PCI_RESOURCE_STORE
select SOC_INTEL_COMMON_PCH_SERVER if !XEON_SP_IBL
select SOC_INTEL_COMMON_IBL_BASE if XEON_SP_IBL
select TSC_MONOTONIC_TIMER select TSC_MONOTONIC_TIMER
select TPM_STARTUP_IGNORE_POSTINIT if INTEL_TXT select TPM_STARTUP_IGNORE_POSTINIT if INTEL_TXT
select UDELAY_TSC select UDELAY_TSC