sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Minor cosmetic changes (trivial).

Browse Source 
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2844 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Uwe Hermann
2007-10-09 23:58:35 +00:00
parent d744d906a7
commit 96fb22d9b0
1 changed files with 23 additions and 40 deletions
Download Patch File Download Diff File Expand all files Collapse all files

63
src/mainboard/bcom/winnet100/irq_tables.c
View File

@ -40,6 +40,11 @@
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#define INT_A 0x01
#define INT_B 0x02
#define INT_C 0x03
#define INT_D 0x04
/* /*
* The USB controller should be connected to IRQ11, * The USB controller should be connected to IRQ11,
* the network controller should be connected to IRQ15. * the network controller should be connected to IRQ15.
@ -49,7 +54,7 @@
#define IRQ_BITMAP_LINK2 0x8000 #define IRQ_BITMAP_LINK2 0x8000
#define IRQ_BITMAP_LINK3 0x0200 #define IRQ_BITMAP_LINK3 0x0200
/** Reserved interrupt channels for PCI. */ /** Reserved interrupt channels for exclusive PCI usage. */
#define IRQ_DEVOTED_TO_PCI (IRQ_BITMAP_LINK0 | IRQ_BITMAP_LINK2) #define IRQ_DEVOTED_TO_PCI (IRQ_BITMAP_LINK0 | IRQ_BITMAP_LINK2)
/** /**
@ -57,16 +62,16 @@
* Documentation at: http://www.microsoft.com/whdc/archive/pciirq.mspx * Documentation at: http://www.microsoft.com/whdc/archive/pciirq.mspx
*/ */
const struct irq_routing_table intel_irq_routing_table = { const struct irq_routing_table intel_irq_routing_table = {
.signature = PIRQ_SIGNATURE, /* u32 signature */ .signature = PIRQ_SIGNATURE, /* PIRQ signature */
.version = PIRQ_VERSION, /* u16 version */ .version = PIRQ_VERSION, /* PIRQ version */
.size = 32+16*IRQ_SLOT_COUNT, /* There can be total IRQ_SLOT_COUNT devices on the bus */ .size = 32 +16 * IRQ_SLOT_COUNT,/* Max. IRQ_SLOT_COUNT devices */
.rtr_bus = 0x00, /* Where the interrupt router lies (bus) */ .rtr_bus = 0x00, /* Interrupt router bus */
.rtr_devfn = (0x12<<3)|0x0, /* Where the interrupt router lies (dev) */ .rtr_devfn = (0x12 << 3) | 0x0, /* Interrupt router device */
.exclusive_irqs = IRQ_DEVOTED_TO_PCI, /* IRQs devoted exclusively to PCI usage */ .exclusive_irqs = IRQ_DEVOTED_TO_PCI, /* IRQs devoted to PCI */
.rtr_vendor = 0x1078, /* Vendor */ .rtr_vendor = 0x1078, /* Vendor */
.rtr_device = 0x0100, /* Device */ .rtr_device = 0x0100, /* Device */
.miniport_data = 0, /* Crap (miniport) */ .miniport_data = 0, /* Crap (miniport) */
.checksum = 0xBF+16, .checksum = 0xbf + 16, /* Checksum */
.slots = { .slots = {
/* /*
* Definition for "slot#1". There is no real slot, * Definition for "slot#1". There is no real slot,
@ -76,22 +81,11 @@ const struct irq_routing_table intel_irq_routing_table = {
.bus = 0x00, .bus = 0x00,
.devfn = (0x13 << 3) | 0x0, .devfn = (0x13 << 3) | 0x0,
.irq = { .irq = {
[0] = { /* Link Bitmap */
.link = 0x01, /* INT A */ [0] = { INT_A, IRQ_BITMAP_LINK0 },
.bitmap = IRQ_BITMAP_LINK0, [1] = { INT_B, IRQ_BITMAP_LINK1 },
}, [2] = { INT_C, IRQ_BITMAP_LINK2 },
[1] = { [3] = { INT_D, IRQ_BITMAP_LINK3 },
.link = 0x02, /* INT B */
.bitmap = IRQ_BITMAP_LINK1,
},
[2] = {
.link = 0x03, /* INT C */
.bitmap = IRQ_BITMAP_LINK2,
},
[3] = {
.link = 0x04, /* INT D */
.bitmap = IRQ_BITMAP_LINK3,
}
}, },
.slot = 0x0, .slot = 0x0,
}, },
@ -104,22 +98,11 @@ const struct irq_routing_table intel_irq_routing_table = {
.bus = 0x00, .bus = 0x00,
.devfn = (0x0f << 3) | 0x0, .devfn = (0x0f << 3) | 0x0,
.irq = { .irq = {
[0] = { /* Link Bitmap */
.link = 0x03, [0] = { INT_C, IRQ_BITMAP_LINK2 },
.bitmap = IRQ_BITMAP_LINK2, [1] = { INT_D, IRQ_BITMAP_LINK3 },
}, [2] = { INT_A, IRQ_BITMAP_LINK0 },
[1] = { [3] = { INT_B, IRQ_BITMAP_LINK1 },
.link = 0x04,
.bitmap = IRQ_BITMAP_LINK3,
},
[2] = {
.link = 0x01,
.bitmap = IRQ_BITMAP_LINK0,
},
[3] = {
.link = 0x02,
.bitmap = IRQ_BITMAP_LINK1,
}
}, },
.slot = 0x0, .slot = 0x0,
} }