sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/sandybridge: Clarify RAM overclock options

Browse Source 
Rewrite them to more accurately describe what they are about.

Change-Id: Icb0ac1e592b662bbb81da431ff97af1a00f952c0
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47429
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Martin L Roth <gaumless@gmail.com>
This commit is contained in:
Angel Pons
2020-11-11 01:27:24 +01:00
committed by Martin L Roth
parent 55822d9587
commit 9802f1ee54
1 changed files with 18 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

29
src/northbridge/intel/sandybridge/Kconfig
View File

@@ -47,25 +47,32 @@ config USE_NATIVE_RAMINIT
System Agent/MRC.bin. You should answer Y. System Agent/MRC.bin. You should answer Y.
config NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES config NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES
bool "Ignore vendor programmed fuses that limit max. DRAM frequency" bool "[OVERCLOCK] Ignore CAPID fuses that limit max DRAM frequency"
default n default n
depends on USE_NATIVE_RAMINIT depends on USE_NATIVE_RAMINIT
help help
Ignore the mainboard's vendor programmed fuses that might limit the Ignore the CAPID fuses that might limit the maximum DRAM frequency
maximum DRAM frequency. By selecting this option the fuses will be on overclocking-capable parts. By selecting this option, the fuse
ignored and the only limits on DRAM frequency are set by RAM's SPD and values will be ignored and the only limits on DRAM frequency are
hard fuses in southbridge's clockgen. determined by SPD values, per-board devicetree settings and hard
Disabled by default as it might causes system instability. limits in the northbridge's MPLL. Disabled by default as it can
Handle with care! cause instability.
Consider this to be an overclocking option. Handle with care!
config NATIVE_RAMINIT_IGNORE_XMP_MAX_DIMMS config NATIVE_RAMINIT_IGNORE_XMP_MAX_DIMMS
bool "Ignore XMP profile max DIMMs per channel" bool "[OVERCLOCK] Ignore XMP max DIMMs per channel"
default n default n
depends on USE_NATIVE_RAMINIT depends on USE_NATIVE_RAMINIT
help help
Ignore the max DIMMs per channel restriciton defined in XMP profiles. The more DIMMs are in a channel, the more signal integrity worsens.
Disabled by default as it might cause system instability. Because of this, some DIMMs only support running at XMP timings if
Handle with care! the number of DIMMs in the channel is below a limit. This limit is
usually 1, i.e. there must be no other DIMMs in the channel to use
XMP timings. Otherwise, non-XMP timings are used.
When this option is enabled, the max DIMMs per channel restriction
in XMP is ignored. Depending on available margins, this could work
but it can also result in system instability.
Consider this to be an overclocking option. Handle with care!
config NATIVE_RAMINIT_IGNORE_XMP_REQUESTED_VOLTAGE config NATIVE_RAMINIT_IGNORE_XMP_REQUESTED_VOLTAGE
bool "Ignore XMP profile requested voltage" bool "Ignore XMP profile requested voltage"