sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/tigerlake: Disable MrcSafeConfig

Browse Source 
This change disables MrcSafeConfig option during MRC training.
MrcSafeConfig was enabled as part of the early testing.
Now with FSP 2527, there is no need to set this config anymore.

BUG=b:150357377
BRANCH=master
TEST=build and boot ripto/volteer

Signed-off-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com>
Change-Id: I4e4069d83754aaf1e4885d6912ab2a6d506c5269
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40106
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Srinidhi N Kaushik 2020-04-02 19:19:06 -07:00 committed by Furquan Shaikh
parent 083379d0f8
commit 9a90a439a2
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/soc/intel/tigerlake/meminit.c
View File

@ -239,7 +239,6 @@ void meminit_lpddr4x(FSP_M_CONFIG *mem_cfg, const struct lpddr4x_cfg *board_cfg,
/* LPDDR4x does not allow interleaved memory */ /* LPDDR4x does not allow interleaved memory */
mem_cfg->DqPinsInterleaved = 0; mem_cfg->DqPinsInterleaved = 0;
mem_cfg->ECT = board_cfg->ect; mem_cfg->ECT = board_cfg->ect;
mem_cfg->MrcSafeConfig = 0x1;
read_md_spd(info, &spd_data, &spd_len); read_md_spd(info, &spd_data, &spd_len);
mem_cfg->MemorySpdDataLen = spd_len; mem_cfg->MemorySpdDataLen = spd_len;