soc/intel/quark: Enable ESRAM
The Quark SoC uses ESRAM instead of cache-as-RAM. This code requires that utils/xcompile/xcompile change the machine architecture from i686 to i586 to ensure that the Quark does not attempt to execute unsupported instructions: * Adjust Makefile.inc to add the RMU to the coreboot image * Add code to enable the ESRAM Directly use the QuarkSocPkg/QuarkNorthCluster/Include/QuarkNcSocId.h file from the EDK2 tree (https://github.com/tianocore/edk2.git) to enable easy differences and correct issues in coreboot that were found in EDK2. Testing on Galileo: * Edit the src/mainboard/intel/galileo/Makefile.inc file * Add "select ADD_RMU_FILE" * Place the rmu.bin file in the location specified by CONFIG_RMU_FILE * Remove power from the board * Apply power to the board * Testing is successful if the SD LED is on indicating that the end of esram_init.inc was reached Change-Id: I91d919da144bb72a5d4c4a8050ffab256632a395 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/13440 Tested-by: build bot (Jenkins) Reviewed-by: FEI WANG <wangfei.jimei@gmail.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
@@ -15,6 +15,7 @@
|
||||
|
||||
ifeq ($(CONFIG_SOC_INTEL_QUARK),y)
|
||||
|
||||
subdirs-y += romstage
|
||||
subdirs-y += ../../../cpu/x86/tsc
|
||||
|
||||
romstage-y += memmap.c
|
||||
@@ -26,4 +27,10 @@ CPPFLAGS_common += -I$(src)/soc/intel/quark/include
|
||||
# Chipset microcode path
|
||||
CPPFLAGS_common += -I3rdparty/blobs/soc/intel/quark
|
||||
|
||||
# Add the chipset microcode file to the CBFS image
|
||||
cbfs-files-$(CONFIG_ADD_RMU_FILE) += rmu.bin
|
||||
rmu.bin-file := $(call strip_quotes,$(CONFIG_RMU_FILE))
|
||||
rmu.bin-position := $(CONFIG_RMU_LOC)
|
||||
rmu.bin-type := raw
|
||||
|
||||
endif # CONFIG_SOC_INTEL_QUARK
|
||||
|
Reference in New Issue
Block a user