sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/skylake: add some FSP SATA params

Browse Source 
This adds SATA parameters for SpinUp, HotPlug and TestMode to the
Skylake FSP 2.0 interface.

Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Change-Id: I7ba67879b78c2cb0fd0b0ce832140b213edd5884
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35186
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-by: Felix Singer <felixsinger@posteo.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Michael Niewöhner 2019-09-01 13:53:09 +02:00 committed by Patrick Georgi
parent 5ea2e405da
commit a1ef94e822
2 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/soc/intel/skylake/chip.h
View File

@ -200,6 +200,8 @@ struct soc_intel_skylake_config {
u8 SataSalpSupport; u8 SataSalpSupport;
u8 SataPortsEnable[8]; u8 SataPortsEnable[8];
u8 SataPortsDevSlp[8]; u8 SataPortsDevSlp[8];
u8 SataPortsSpinUp[8];
u8 SataPortsHotPlug[8];
u8 SataSpeedLimit; u8 SataSpeedLimit;
/* Audio related */ /* Audio related */
@ -587,6 +589,9 @@ struct soc_intel_skylake_config {
/* Enable/Disable Sata power optimization */ /* Enable/Disable Sata power optimization */
u8 SataPwrOptEnable; u8 SataPwrOptEnable;
/* Enable/Disable Sata test mode */
u8 SataTestMode;
}; };
typedef struct soc_intel_skylake_config config_t; typedef struct soc_intel_skylake_config config_t;

5
src/soc/intel/skylake/chip_fsp20.c
View File

@ -283,6 +283,10 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
sizeof(params->SataPortsEnable)); sizeof(params->SataPortsEnable));
memcpy(params->SataPortsDevSlp, config->SataPortsDevSlp, memcpy(params->SataPortsDevSlp, config->SataPortsDevSlp,
sizeof(params->SataPortsDevSlp)); sizeof(params->SataPortsDevSlp));
memcpy(params->SataPortsHotPlug, config->SataPortsHotPlug,
sizeof(params->SataPortsHotPlug));
memcpy(params->SataPortsSpinUp, config->SataPortsSpinUp,
sizeof(params->SataPortsSpinUp));
memcpy(params->PcieRpClkReqSupport, config->PcieRpClkReqSupport, memcpy(params->PcieRpClkReqSupport, config->PcieRpClkReqSupport,
sizeof(params->PcieRpClkReqSupport)); sizeof(params->PcieRpClkReqSupport));
memcpy(params->PcieRpClkReqNumber, config->PcieRpClkReqNumber, memcpy(params->PcieRpClkReqNumber, config->PcieRpClkReqNumber,
@ -369,6 +373,7 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
tconfig->PchLockDownGlobalSmi = config->LockDownConfigGlobalSmi; tconfig->PchLockDownGlobalSmi = config->LockDownConfigGlobalSmi;
tconfig->PchLockDownRtcLock = config->LockDownConfigRtcLock; tconfig->PchLockDownRtcLock = config->LockDownConfigRtcLock;
tconfig->PowerLimit4 = config->PowerLimit4; tconfig->PowerLimit4 = config->PowerLimit4;
tconfig->SataTestMode = config->SataTestMode;
/* /*
* To disable HECI, the Psf needs to be left unlocked * To disable HECI, the Psf needs to be left unlocked
* by FSP till end of post sequence. Based on the devicetree * by FSP till end of post sequence. Based on the devicetree