sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

lenovo/t520: fix PCIe interrupt and function disable config

Browse Source 
Change-Id: I33e71c0a246583885368dc3d3af761c190b2fb5c
Signed-off-by: Nicolas Reinecke <nr@das-labor.org>
Reviewed-on: http://review.coreboot.org/6758
Tested-by: build bot (Jenkins)
Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Nicolas Reinecke 2014-08-24 19:49:35 +02:00 committed by Edward O'Callaghan
parent 1065cc9a25
commit a41e5c7dc5
2 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/lenovo/t520/acpi/sandybridge_pci_irqs.asl
View File

@ -29,9 +29,9 @@ Method(_PRT)
// High Definition Audio 0:1b.0 // High Definition Audio 0:1b.0
Package() { 0x001bffff, 0, 0, 16 },// D27IP_ZIP HDA INTA -> PIRQA (MSI) Package() { 0x001bffff, 0, 0, 16 },// D27IP_ZIP HDA INTA -> PIRQA (MSI)
// PCIe Root Ports 0:1c.x // PCIe Root Ports 0:1c.x
Package() { 0x001cffff, 0, 0, 17 },// D28IP_P1IP WLAN INTA -> PIRQB Package() { 0x001cffff, 0, 0, 17 },// D28IP_P2IP WLAN INTA -> PIRQB
Package() { 0x001cffff, 1, 0, 21 },// D28IP_P2IP ETH0 INTB -> PIRQF Package() { 0x001cffff, 1, 0, 21 },// D28IP_P4IP EXC INTB -> PIRQF
Package() { 0x001cffff, 2, 0, 19 },// D28IP_P3IP SDCARD INTC -> PIRQD Package() { 0x001cffff, 2, 0, 19 },// D28IP_P5IP SDCARD INTC -> PIRQD
// EHCI #1 0:1d.0 // EHCI #1 0:1d.0
Package() { 0x001dffff, 0, 0, 19 },// D29IP_E1P EHCI1 INTA -> PIRQD Package() { 0x001dffff, 0, 0, 19 },// D29IP_E1P EHCI1 INTA -> PIRQD
// EHCI #2 0:1a.0 // EHCI #2 0:1a.0

12
src/mainboard/lenovo/t520/romstage.c
View File

@ -64,9 +64,9 @@ static void rcba_config(void)
{ {
/* /*
* GFX INTA -> PIRQA (MSI) * GFX INTA -> PIRQA (MSI)
* D28IP_P1IP WLAN INTA -> PIRQB * D28IP_P2IP WLAN INTA -> PIRQB
* D28IP_P2IP ETH0 INTB -> PIRQF * D28IP_P4IP EXC INTB -> PIRQF
* D28IP_P3IP SDCARD INTC -> PIRQD * D28IP_P5IP SDCARD INTC -> PIRQD
* D29IP_E1P EHCI1 INTA -> PIRQD * D29IP_E1P EHCI1 INTA -> PIRQD
* D26IP_E2P EHCI2 INTA -> PIRQF * D26IP_E2P EHCI2 INTA -> PIRQF
* D31IP_SIP SATA INTA -> PIRQB (MSI) * D31IP_SIP SATA INTA -> PIRQB (MSI)
@ -83,8 +83,8 @@ static void rcba_config(void)
RCBA32(D31IP) = (INTC << D31IP_TTIP) | (NOINT << D31IP_SIP2) | RCBA32(D31IP) = (INTC << D31IP_TTIP) | (NOINT << D31IP_SIP2) |
(INTB << D31IP_SMIP) | (INTA << D31IP_SIP); (INTB << D31IP_SMIP) | (INTA << D31IP_SIP);
RCBA32(D29IP) = (INTA << D29IP_E1P); RCBA32(D29IP) = (INTA << D29IP_E1P);
RCBA32(D28IP) = (INTA << D28IP_P1IP) | (INTB << D28IP_P2IP) | RCBA32(D28IP) = (INTA << D28IP_P2IP) | (INTB << D28IP_P4IP) |
(INTC << D28IP_P3IP); (INTC << D28IP_P5IP);
RCBA32(D27IP) = (INTA << D27IP_ZIP); RCBA32(D27IP) = (INTA << D27IP_ZIP);
RCBA32(D26IP) = (INTA << D26IP_E2P); RCBA32(D26IP) = (INTA << D26IP_E2P);
RCBA32(D25IP) = (NOINT << D25IP_LIP); RCBA32(D25IP) = (NOINT << D25IP_LIP);
@ -105,7 +105,7 @@ static void rcba_config(void)
(void) RCBA16(OIC); (void) RCBA16(OIC);
/* Disable unused devices (board specific) */ /* Disable unused devices (board specific) */
RCBA32(FD) = 0x17f81fe3; RCBA32(FD) = 0x1ee51fe3;
RCBA32(BUC) = 0; RCBA32(BUC) = 0;
} }