sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/system76/tgl-u: Leave TBT LSX0 as FSP configured

Browse Source 
Do not reconfigured LSX0 so that the FSP values are used.

Change-Id: I7ef4af2cde4f3260f2bc2efdbf85569b0eb147fb
Signed-off-by: Tim Crawford <tcrawford@system76.com>
This commit is contained in:
Tim Crawford
2023-01-04 12:10:23 -07:00
parent 2212d28b56
commit ab052d2b54
3 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/mainboard/system76/tgl-u/variants/darp7/gpio.c
View File

@ -137,8 +137,8 @@ static const struct pad_config gpio_table[] = {
PAD_NC(GPP_E15, NONE), // ALERT#
PAD_CFG_GPI(GPP_E16, DN_20K, DEEP), // SB_KBCRST#
PAD_NC(GPP_E17, NONE),
PAD_NC(GPP_E18, NATIVE), // TBT_LSX0_TXD - programmed by FSP, see Intel document 617016
PAD_NC(GPP_E19, NATIVE), // TBT_LSX0_RXD - programmed by FSP, see Intel document 617016
// GPP_E18 (TBT_LSX0_TXD) configured by FSP (Ref: Intel doc 617016)
// GPP_E19 (TBT_LSX0_RXD) configured by FSP (Ref: Intel doc 617016)
PAD_NC(GPP_E20, NONE), // SWI#
PAD_NC(GPP_E21, NONE), // DDP2 I2C / TBT_LSX1 strap
PAD_NC(GPP_E22, NONE),

4
src/mainboard/system76/tgl-u/variants/galp5/gpio.c
View File

@ -131,8 +131,8 @@ static const struct pad_config gpio_table[] = {
PAD_NC(GPP_E15, NONE), // ALERT#_R
PAD_CFG_GPI(GPP_E16, DN_20K, DEEP), // SB_KBCRST#
PAD_NC(GPP_E17, NONE),
PAD_NC(GPP_E18, NONE), // TBT_LSX0_TXD - programmed by FSP, see Intel document 617016
PAD_NC(GPP_E19, NONE), // TBT_LSX0_RXD - programmed by FSP, see Intel document 617016
// GPP_E18 (TBT_LSX0_TXD) configured by FSP (Ref: Intel doc 617016)
// GPP_E19 (TBT_LSX0_RXD) configured by FSP (Ref: Intel doc 617016)
PAD_NC(GPP_E20, NONE),
PAD_NC(GPP_E21, NONE),
PAD_NC(GPP_E22, NONE),

4
src/mainboard/system76/tgl-u/variants/lemp10/gpio.c
View File

@ -131,8 +131,8 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_GPI(GPP_E15, DN_20K, DEEP), // SCI#
_PAD_CFG_STRUCT(GPP_E16, 0x82840100, 0x0000), // SMI#
PAD_NC(GPP_E17, NONE),
PAD_NC(GPP_E18, NONE), // TBT_LSX0_TXD - programmed by FSP, see Intel document 617016
PAD_NC(GPP_E19, NONE), // TBT_LSX0_RXD - programmed by FSP, see Intel document 617016
// GPP_E18 (TBT_LSX0_TXD) configured by FSP (Ref: Intel doc 617016)
// GPP_E19 (TBT_LSX0_RXD) configured by FSP (Ref: Intel doc 617016)
_PAD_CFG_STRUCT(GPP_E20, 0x40880100, 0x0000), // SWI#
PAD_NC(GPP_E21, NONE), // GPP_E21 - DDP2 I2C / TBT_LSX1 pin voltage (L=1.8V, H=3.3V)
PAD_NC(GPP_E22, NONE),