sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Drop unused DCACHE_RAM_BASE from intel/car/cache_as_ram.inc-using sockets.

Browse Source 
This CAR implementation hardcodes the Cache-as-RAM base address to:

  0xd0000 - CacheSize

so the DCACHE_RAM_BASE is never actually used for this implementation
and these sockets.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Peter Stuge <peter@stuge.se>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5953 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Uwe Hermann
2010-10-15 07:47:51 +00:00
parent e49903650c
commit af8b2b91b4
4 changed files with 0 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/cpu/intel/slot_1/Kconfig
View File

@@ -21,11 +21,6 @@ config CPU_INTEL_SLOT_1
bool
select CACHE_AS_RAM
config DCACHE_RAM_BASE
hex
default 0xc0000
depends on CPU_INTEL_SLOT_1
config DCACHE_RAM_SIZE
hex
default 0x01000