soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC
Use the Broadwell implementation as the comparison base for Skylake. BRANCH=none BUG=None TEST=None Change-Id: I22eb55ea89eb0d6883f98e4c72a6d243e819e6d8 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: http://review.coreboot.org/10340 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Lee Leahy
126
src/soc/intel/skylake/finalize.c
Normal file
126
src/soc/intel/skylake/finalize.c
Normal file
@@ -0,0 +1,126 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||
*/
|
||||
|
||||
#include <arch/io.h>
|
||||
#include <bootstate.h>
|
||||
#include <console/console.h>
|
||||
#include <console/post_codes.h>
|
||||
#include <cpu/x86/smm.h>
|
||||
#include <reg_script.h>
|
||||
#include <spi-generic.h>
|
||||
#include <stdlib.h>
|
||||
#include <soc/pci_devs.h>
|
||||
#include <soc/lpc.h>
|
||||
#include <soc/me.h>
|
||||
#include <soc/rcba.h>
|
||||
#include <soc/spi.h>
|
||||
#include <soc/systemagent.h>
|
||||
|
||||
const struct reg_script system_agent_finalize_script[] = {
|
||||
REG_PCI_OR16(0x50, 1 << 0), /* GGC */
|
||||
REG_PCI_OR32(0x5c, 1 << 0), /* DPR */
|
||||
REG_PCI_OR32(0x78, 1 << 10), /* ME */
|
||||
REG_PCI_OR32(0x90, 1 << 0), /* REMAPBASE */
|
||||
REG_PCI_OR32(0x98, 1 << 0), /* REMAPLIMIT */
|
||||
REG_PCI_OR32(0xa0, 1 << 0), /* TOM */
|
||||
REG_PCI_OR32(0xa8, 1 << 0), /* TOUUD */
|
||||
REG_PCI_OR32(0xb0, 1 << 0), /* BDSM */
|
||||
REG_PCI_OR32(0xb4, 1 << 0), /* BGSM */
|
||||
REG_PCI_OR32(0xb8, 1 << 0), /* TSEGMB */
|
||||
REG_PCI_OR32(0xbc, 1 << 0), /* TOLUD */
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x5500, 1 << 0), /* PAVP */
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x5f00, 1 << 31), /* SA PM */
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x6020, 1 << 0), /* UMA GFX */
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x63fc, 1 << 0), /* VTDTRK */
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x6800, 1 << 31),
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x7000, 1 << 31),
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x77fc, 1 << 0),
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x50fc, 0x8f),
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x7ffc, 1 << 0),
|
||||
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x5880, 1 << 5),
|
||||
REG_MMIO_WRITE8(MCH_BASE_ADDRESS + 0x50fc, 0x8f), /* MC */
|
||||
|
||||
REG_SCRIPT_END
|
||||
};
|
||||
|
||||
const struct reg_script pch_finalize_script[] = {
|
||||
/* Set SPI opcode menu */
|
||||
REG_MMIO_WRITE16(RCBA_BASE_ADDRESS + SPIBAR_OFFSET + SPIBAR_PREOP,
|
||||
SPI_OPPREFIX),
|
||||
REG_MMIO_WRITE16(RCBA_BASE_ADDRESS + SPIBAR_OFFSET + SPIBAR_OPTYPE,
|
||||
SPI_OPTYPE),
|
||||
REG_MMIO_WRITE32(RCBA_BASE_ADDRESS + SPIBAR_OFFSET +
|
||||
SPIBAR_OPMENU_LOWER, SPI_OPMENU_LOWER),
|
||||
REG_MMIO_WRITE32(RCBA_BASE_ADDRESS + SPIBAR_OFFSET +
|
||||
SPIBAR_OPMENU_UPPER, SPI_OPMENU_UPPER),
|
||||
|
||||
/* Lock SPIBAR */
|
||||
REG_MMIO_OR32(RCBA_BASE_ADDRESS + SPIBAR_OFFSET + SPIBAR_HSFS,
|
||||
SPIBAR_HSFS_FLOCKDN),
|
||||
|
||||
/* TC Lockdown */
|
||||
REG_MMIO_OR32(RCBA_BASE_ADDRESS + 0x0050, (1 << 31)),
|
||||
|
||||
/* BIOS Interface Lockdown */
|
||||
REG_MMIO_OR32(RCBA_BASE_ADDRESS + GCS, (1 << 0)),
|
||||
|
||||
/* Function Disable SUS Well Lockdown */
|
||||
REG_MMIO_OR8(RCBA_BASE_ADDRESS + FDSW, (1 << 7)),
|
||||
|
||||
/* Global SMI Lock */
|
||||
REG_PCI_OR16(GEN_PMCON_1, SMI_LOCK),
|
||||
|
||||
/* GEN_PMCON Lock */
|
||||
REG_PCI_OR8(GEN_PMCON_LOCK, SLP_STR_POL_LOCK | ACPI_BASE_LOCK),
|
||||
|
||||
/* PMSYNC */
|
||||
REG_MMIO_OR32(RCBA_BASE_ADDRESS + PMSYNC_CONFIG, (1 << 31)),
|
||||
|
||||
|
||||
REG_SCRIPT_END
|
||||
};
|
||||
|
||||
static void broadwell_finalize(void *unused)
|
||||
{
|
||||
printk(BIOS_DEBUG, "Finalizing chipset.\n");
|
||||
|
||||
reg_script_run_on_dev(SA_DEV_ROOT, system_agent_finalize_script);
|
||||
reg_script_run_on_dev(PCH_DEV_LPC, pch_finalize_script);
|
||||
|
||||
/* Lock */
|
||||
RCBA32_OR(0x3a6c, 0x00000001);
|
||||
|
||||
/* Read+Write the following registers */
|
||||
MCHBAR32(0x6030) = MCHBAR32(0x6030);
|
||||
MCHBAR32(0x6034) = MCHBAR32(0x6034);
|
||||
MCHBAR32(0x6008) = MCHBAR32(0x6008);
|
||||
RCBA32(0x21a4) = RCBA32(0x21a4);
|
||||
|
||||
/* Re-init SPI after lockdown */
|
||||
spi_init();
|
||||
|
||||
printk(BIOS_DEBUG, "Finalizing SMM.\n");
|
||||
outb(APM_CNT_FINALIZE, APM_CNT);
|
||||
|
||||
/* Indicate finalize step with post code */
|
||||
post_code(POST_OS_BOOT);
|
||||
}
|
||||
|
||||
BOOT_STATE_INIT_ENTRY(BS_OS_RESUME, BS_ON_ENTRY, broadwell_finalize, NULL);
|
||||
BOOT_STATE_INIT_ENTRY(BS_PAYLOAD_LOAD, BS_ON_EXIT, broadwell_finalize, NULL);
|
||||
Reference in New Issue
Block a user