sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

src/soc/intel/braswell/cpu.c: Set up local APIC

Browse Source 
Local APIC was not configured.
Add setup_lapic() to configure the APIC.

BUG=N/A
TEST= Ubuntu 4.15.0 reports correct local APIC information
on Intel CherryHill CRB

Change-Id: Ic1da5b1bf235f34b957142e86c70a9dbfa3ded1d
Signed-off-by: Frans Hendriks <fhendriks@eltan.com>
Reviewed-on: https://review.coreboot.org/c/29290
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
This commit is contained in:
Frans Hendriks
2018-10-26 15:05:17 +02:00
committed by Patrick Georgi
parent 59ae2ef4c4
commit b4f57bb3ca
1 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/soc/intel/braswell/cpu.c
View File

@@ -3,6 +3,7 @@
* *
* Copyright (C) 2013 Google Inc. * Copyright (C) 2013 Google Inc.
* Copyright (C) 2015 Intel Corp. * Copyright (C) 2015 Intel Corp.
* Copyright (C) 2018 Eltan B.V.
* *
* This program is free software; you can redistribute it and/or modify * This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by * it under the terms of the GNU General Public License as published by
@@ -52,6 +53,9 @@ static void soc_core_init(struct device *cpu)
__FILE__, __func__, dev_name(cpu)); __FILE__, __func__, dev_name(cpu));
printk(BIOS_DEBUG, "Init Braswell core.\n"); printk(BIOS_DEBUG, "Init Braswell core.\n");
/* Enable the local cpu apics */
setup_lapic();
/* /*
* The turbo disable bit is actually scoped at building * The turbo disable bit is actually scoped at building
* block level -- not package. For non-bsp cores that are within a * block level -- not package. For non-bsp cores that are within a