Make AMD SMM SMP aware

Move the SMM MSR init to a code run per CPU. Introduce global SMM_BASE define,
later all 0xa0000 could be changed to use it. Remove the unnecessary test if
the smm_init routine is called once (it is called by BSP only) and also remove
if lock bit is set becuase this bit is cleared by INIT it seems.
Add the defines for fam10h and famfh to respective files, we do not have any
shared AMD MSR header file.

Tested on M2V-MX SE with dualcore CPU.

Change-Id: I1b2bf157d1cc79c566c9089689a9bfd9310f5683
Signed-off-by: Rudolf Marek <r.marek@assembler.cz>
Reviewed-on: http://review.coreboot.org/82
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>

src/include/cpu/amd/model_10xxx_msr.h

@@ -22,6 +22,10 @@
 
 #include <cpu/x86/msr.h>
 
+#define SMM_BASE_MSR			0xC0010111
+#define SMM_ADDR_MSR			0xC0010112
+#define SMM_MASK_MSR			0xC0010113
+
 #define HWCR_MSR			0xC0010015
 #define NB_CFG_MSR			0xC001001f
 #define LS_CFG_MSR			0xC0011020

src/include/cpu/amd/model_fxx_msr.h

@@ -1,6 +1,10 @@
 #ifndef CPU_AMD_MODEL_FXX_MSR_H
 #define CPU_AMD_MODEL_FXX_MSR_H
 
+#define SMM_BASE_MSR			0xc0010111
+#define SMM_ADDR_MSR			0xc0010112
+#define SMM_MASK_MSR			0xc0010113
+
 #define HWCR_MSR			0xC0010015
 #define NB_CFG_MSR			0xC001001f
 #define LS_CFG_MSR                      0xC0011020

src/include/cpu/x86/smm.h

@@ -24,6 +24,9 @@
 #ifndef CPU_X86_SMM_H
 #define CPU_X86_SMM_H
 
+/* used only by C programs so far */
+#define SMM_BASE 0xa0000
+
 #include <types.h>
 typedef struct {
 	u16	es_selector;