sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

vc/intel/fsp/mtl: Update header files from 3223.80 to 3292.83

Browse Source 
Update header files for FSP for Meteor Lake platform to version 3292.83,
previous version being 3223.80.
The patch doesn't include any function changes, only a few comments and
headers have been changed.

BUG=b:295126631
TEST=Able to build and boot google/rex to ChromeOS.

Change-Id: I27f88732bfafd4732ea39bf9c54e18341dd26cf9
Signed-off-by: Dinesh Gehlot <digehlot@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/77247
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
This commit is contained in:
Dinesh Gehlot
2023-08-17 11:04:32 +05:30
committed by Matt DeVillier
parent 6a0c6d7124
commit b60cf3d135
2 changed files with 4 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/vendorcode/intel/fsp/fsp2_0/meteorlake/FspmUpd.h
View File

@@ -1445,16 +1445,14 @@ typedef struct {
UINT16 IccLimit[6]; UINT16 IccLimit[6];
/** Offset 0x0766 - Enable/Disable VR FastVmode. The VR will initiate reactive protection if Fast Vmode is enabled. /** Offset 0x0766 - Enable/Disable VR FastVmode. The VR will initiate reactive protection if Fast Vmode is enabled.
Enable/Disable VR FastVmode; [0] for IA, [1] for GT, 0: Disable; <b>1: Enable</b>. Enable/Disable VR FastVmode; 0: Disable; <b>1: Enable</b>. For all VR by domain
[2] for SA, <b>0: Disable</b>; 1: Enable.
0: Disable, 1: Enable 0: Disable, 1: Enable
**/ **/
UINT8 EnableFastVmode[6]; UINT8 EnableFastVmode[6];
/** Offset 0x076C - Enable CEP /** Offset 0x076C - Enable CEP
Enable/Disable CEP (Current Excursion Protection) Support. [0] for IA, [1] for GT, Enable/Disable CEP (Current Excursion Protection) Support. 0: Disable; <b>1: Enable</b>.
0: Disable; <b>1: Enable</b>. [2] for SA, <b>0: Disable</b>; 1: Enable. [3] through [0] for IA, [1] for GT, [2] for SA, [3] through [5] are Reserved.
[5] are Reserved.
$EN_DIS $EN_DIS
**/ **/
UINT8 CepEnable[6]; UINT8 CepEnable[6];

2
src/vendorcode/intel/fsp/fsp2_0/meteorlake/FspsUpd.h
View File

@@ -813,7 +813,7 @@ typedef struct {
**/ **/
UINT8 Reserved17; UINT8 Reserved17;
/** Offset 0x04D0 - Pointer of ChipsetInit Binary /** Offset 0x04D0 - Pointer to ChipsetInit Binary
ChipsetInit Binary Pointer. ChipsetInit Binary Pointer.
**/ **/
UINT32 ChipsetInitBinPtr; UINT32 ChipsetInitBinPtr;