sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/amd/mendocino: Add UPDs for DPTC current limits

Browse Source 
Add UPD vrm_current_limit_mA, vrm_maximum_current_limit_mA, vrm_soc_current_limit_mA for DPTC.
Make sure UPD parameterare are set to be aligned.

BUG=b:245942343
BRANCH=none
TEST=confirm the UPD parameters has been set correspondingly with the FSP UPD.

Change-Id: Iacf0ce0d51d4c8698ec1ae7e810fd00574deeadb
Signed-off-by: Patrick Huang <patrick.huang@amd.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73875
Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
Patrick Huang
2023-03-21 16:35:11 +08:00
committed by Felix Held
parent 25b5982d10
commit b6436600ca
1 changed files with 4 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/vendorcode/amd/fsp/mendocino/FspmUpd.h
View File

@@ -97,7 +97,10 @@ typedef struct __packed {
/* usb_phy_ptr is actually struct usb_phy_config *, but that won't work for 64bit coreboot */
/** Offset 0x04D8**/ uint32_t usb_phy_ptr;
/** Offset 0x04DC**/ uint8_t dxio_tx_vboost_enable;
/** Offset 0x04DD**/ uint8_t UnusedUpdSpace2[291];
/** Offset 0x04DD**/ uint32_t vrm_current_limit_mA;
/** Offset 0x04E1**/ uint32_t vrm_maximum_current_limit_mA;
/** Offset 0x04E5**/ uint32_t vrm_soc_current_limit_mA;
/** Offset 0x04E9**/ uint8_t UnusedUpdSpace2[279];
/** Offset 0x0600**/ uint16_t UpdTerminator;
} FSP_M_CONFIG;