sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

PCI IDs: Add PCI ID for CML DPTF/DTT PCI device

Browse Source 
This PCI ID is required in order for the CML devices to perform
SSDT generation for DPTF.

CML Processor, EDS, Vol 1,
Table 9-5, Section 9.2.

BUG=b:158986928
BRANCH=puff
TEST=builds

Signed-off-by: Edward O'Callaghan <quasisec@google.com>
Change-Id: I94aea6b9e0f60656827daada7b2cc2741604b8b3
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44902
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Sam McNally <sammc@google.com>
Reviewed-by: Daniel Kurtz <djkurtz@google.com>
Reviewed-by: Andrew McRae <amcrae@google.com>
This commit is contained in:
Edward O'Callaghan
2020-08-28 19:28:01 +10:00
committed by Edward O'Callaghan
parent 07de908373
commit b656e9b71e
2 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/include/device/pci_ids.h
View File

@@ -3968,6 +3968,7 @@
#define PCI_DEVICE_ID_INTEL_JSL_IPU 0x4e19 #define PCI_DEVICE_ID_INTEL_JSL_IPU 0x4e19
/* Intel Dynamic Tuning Technology Device */ /* Intel Dynamic Tuning Technology Device */
#define PCI_DEVICE_ID_INTEL_CML_DTT 0x1903
#define PCI_DEVICE_ID_INTEL_TGL_DTT 0x9A03 #define PCI_DEVICE_ID_INTEL_TGL_DTT 0x9A03
#define PCI_DEVICE_ID_INTEL_JSL_DTT 0x4E03 #define PCI_DEVICE_ID_INTEL_JSL_DTT 0x4E03

1
src/soc/intel/common/block/dtt/dtt.c
View File

@@ -5,6 +5,7 @@
#include <device/pci_ids.h> #include <device/pci_ids.h>
static const unsigned short pci_device_ids[] = { static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_CML_DTT,
PCI_DEVICE_ID_INTEL_TGL_DTT, PCI_DEVICE_ID_INTEL_TGL_DTT,
PCI_DEVICE_ID_INTEL_JSL_DTT, PCI_DEVICE_ID_INTEL_JSL_DTT,
}; };