sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

get solo target building with 1.1.5 sources

Browse Source 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1211 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer
2003-10-13 10:04:06 +00:00
parent 1b1c567892
commit b68571c139
2 changed files with 30 additions and 27 deletions
Download Patch File Download Diff File Expand all files Collapse all files

46
src/mainboard/amd/solo/Config.lb
View File

@@ -158,7 +158,7 @@ makerule ./auto.E
end end
makerule ./auto.inc makerule ./auto.inc
depends "./auto.E ./romcc" depends "./auto.E ./romcc"
action "./romcc -mcpu=k8 -O ./auto.E > auto.inc" action "./romcc -mcpu=k8 -O2 ./auto.E > auto.inc"
end end
## ##
@@ -228,31 +228,35 @@ northbridge amd/amdk8 "mc0"
pci 0:18.1 pci 0:18.1
pci 0:18.2 pci 0:18.2
pci 0:18.3 pci 0:18.3
southbridge amd/amd8111 "amd8111" southbridge amd/amd8111 "amd8111" link 0
pci 0:0.0 pci 0:0.0
pci 0:1.0 pci 0:1.0 on
pci 0:1.1 pci 0:1.1 on
pci 0:1.2 pci 0:1.2 on
pci 0:1.3 pci 0:1.3 on
pci 0:1.5 pci 0:1.5 off
pci 0:1.6 pci 0:1.6 off
superio NSC/pc87360 pci 1:0.0 on
pnp 1:2e.0 pci 1:0.1 on
pnp 1:2e.1 pci 1:0.2 on
pnp 1:2e.2 pci 1:1.0 off
pnp 1:2e.3 superio NSC/pc87360 link 1
pnp 1:2e.4 pnp 2e.0
pnp 1:2e.5 pnp 2e.1
pnp 1:2e.6 pnp 2e.2
pnp 1:2e.7 pnp 2e.3
pnp 1:2e.8 pnp 2e.4
pnp 1:2e.9 pnp 2e.5
pnp 1:2e.a pnp 2e.6
pnp 2e.7
pnp 2e.8
pnp 2e.9
pnp 2e.a
register "com1" = "{1, 0, 0x3f8, 4}" register "com1" = "{1, 0, 0x3f8, 4}"
register "lpt" = "{1}" register "lpt" = "{1}"
end end
end end
southbridge amd/amd8151 "amd8151" southbridge amd/amd8151 "amd8151" link 1
pci 0:0.0 pci 0:0.0
pci 0:1.0 pci 0:1.0
end end

11
src/mainboard/amd/solo/auto.c
View File

@@ -17,6 +17,7 @@
#include "cpu/p6/boot_cpu.c" #include "cpu/p6/boot_cpu.c"
#include "northbridge/amd/amdk8/reset_test.c" #include "northbridge/amd/amdk8/reset_test.c"
#include "debug.c" #include "debug.c"
#include "northbridge/amd/amdk8/cpu_rev.c"
#define SIO_BASE 0x2e #define SIO_BASE 0x2e
@@ -53,9 +54,6 @@ static void coherent_ht_mainboard(unsigned cpus)
{ {
} }
#include "northbridge/amd/amdk8/cpu_ldtstop.c"
#include "southbridge/amd/amd8111/amd8111_ldtstop.c"
#include "northbridge/amd/amdk8/raminit.c" #include "northbridge/amd/amdk8/raminit.c"
#include "northbridge/amd/amdk8/coherent_ht.c" #include "northbridge/amd/amdk8/coherent_ht.c"
#include "sdram/generic_sdram.c" #include "sdram/generic_sdram.c"
@@ -138,11 +136,12 @@ static void main(void)
enable_lapic(); enable_lapic();
init_timer(); init_timer();
/* Solo boards only have 1 CPU, this check is not needed!? */ #if 0
/* Enabling this will make romcc segfault - 2003/10/13 */
if (!boot_cpu()) { if (!boot_cpu()) {
notify_bsp_ap_is_stopped(); print_err("This LinuxBIOS image is built for UP only.\n");
stop_this_cpu();
} }
#endif
pc87360_enable_serial(); pc87360_enable_serial();