mb/google/nissa/variant/pujjoga: Update devicetree settings
Based on schematic of 500E_GEN4S_ADL_N_MB_0418, generate overridetree.cb settings for Pujjoga. BUG=b:337611700 TEST=FW_NAME= pujjoga emerge-nissa coreboot chromeos-bootimage Change-Id: I279f94044a22f25100a44b1abe2ef5fb6d0dd835 Signed-off-by: roger2.wang <roger2.wang@lcfc.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/82109 Reviewed-by: Eric Lai <ericllai@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Derek Huang <derekhuang@google.com>
This commit is contained in:
roger2.wang
Felix Held
@@ -410,6 +410,7 @@ config BOARD_GOOGLE_SUNDANCE
|
|||||||
|
|
||||||
config BOARD_GOOGLE_PUJJOGA
|
config BOARD_GOOGLE_PUJJOGA
|
||||||
select BOARD_GOOGLE_BASEBOARD_NISSA
|
select BOARD_GOOGLE_BASEBOARD_NISSA
|
||||||
|
select DRIVERS_GENERIC_GPIO_KEYS
|
||||||
|
|
||||||
config BOARD_GOOGLE_QUANDISO
|
config BOARD_GOOGLE_QUANDISO
|
||||||
select BOARD_GOOGLE_BASEBOARD_NISSA
|
select BOARD_GOOGLE_BASEBOARD_NISSA
|
||||||
|
|||||||
@@ -1,6 +1,376 @@
|
|||||||
chip soc/intel/alderlake
|
chip soc/intel/alderlake
|
||||||
|
# Acoustic settings
|
||||||
|
register "acoustic_noise_mitigation" = "1"
|
||||||
|
register "slow_slew_rate[VR_DOMAIN_IA]" = "SLEW_FAST_8"
|
||||||
|
register "slow_slew_rate[VR_DOMAIN_GT]" = "SLEW_FAST_8"
|
||||||
|
register "fast_pkg_c_ramp_disable[VR_DOMAIN_IA]" = "1"
|
||||||
|
register "fast_pkg_c_ramp_disable[VR_DOMAIN_GT]" = "1"
|
||||||
|
register "PreWake" = "100"
|
||||||
|
|
||||||
|
register "sagv" = "SaGv_Enabled"
|
||||||
|
|
||||||
|
# EMMC Tx CMD Delay
|
||||||
|
# Refer to EDS-Vol2-42.3.7.
|
||||||
|
# [14:8] steps of delay for DDR mode, each 125ps, range: 0 - 39.
|
||||||
|
# [6:0] steps of delay for SDR mode, each 125ps, range: 0 - 39.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_tx_cmd_cntl" = "0x505"
|
||||||
|
|
||||||
|
# EMMC TX DATA Delay 1
|
||||||
|
# Refer to EDS-Vol2-42.3.8.
|
||||||
|
# [14:8] steps of delay for HS400, each 125ps, range: 0 - 78.
|
||||||
|
# [6:0] steps of delay for SDR104/HS200, each 125ps, range: 0 - 79.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_tx_data_cntl1" = "0x909"
|
||||||
|
|
||||||
|
# EMMC TX DATA Delay 2
|
||||||
|
# Refer to EDS-Vol2-42.3.9.
|
||||||
|
# [30:24] steps of delay for SDR50, each 125ps, range: 0 - 79.
|
||||||
|
# [22:16] steps of delay for DDR50, each 125ps, range: 0 - 78.
|
||||||
|
# [14:8] steps of delay for SDR25/HS50, each 125ps, range: 0 -79.
|
||||||
|
# [6:0] steps of delay for SDR12, each 125ps. Range: 0 - 79.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_tx_data_cntl2" = "0x1C2A2828"
|
||||||
|
|
||||||
|
# EMMC RX CMD/DATA Delay 1
|
||||||
|
# Refer to EDS-Vol2-42.3.10.
|
||||||
|
# [30:24] steps of delay for SDR50, each 125ps, range: 0 - 119.
|
||||||
|
# [22:16] steps of delay for DDR50, each 125ps, range: 0 - 78.
|
||||||
|
# [14:8] steps of delay for SDR25/HS50, each 125ps, range: 0 - 119.
|
||||||
|
# [6:0] steps of delay for SDR12, each 125ps, range: 0 - 119.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_rx_cmd_data_cntl1" = "0x1C1B4F1B"
|
||||||
|
|
||||||
|
# EMMC RX CMD/DATA Delay 2
|
||||||
|
# Refer to EDS-Vol2-42.3.12.
|
||||||
|
# [17:16] stands for Rx Clock before Output Buffer,
|
||||||
|
# 00: Rx clock after output buffer,
|
||||||
|
# 01: Rx clock before output buffer,
|
||||||
|
# 10: Automatic selection based on working mode.
|
||||||
|
# 11: Reserved
|
||||||
|
# [14:8] steps of delay for Auto Tuning Mode, each 125ps, range: 0 - 39.
|
||||||
|
# [6:0] steps of delay for HS200, each 125ps, range: 0 - 79.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_rx_cmd_data_cntl2" = "0x10023"
|
||||||
|
|
||||||
|
# EMMC Rx Strobe Delay
|
||||||
|
# Refer to EDS-Vol2-42.3.11.
|
||||||
|
# [14:8] Rx Strobe Delay DLL 1(HS400 Mode), each 125ps, range: 0 - 39.
|
||||||
|
# [6:0] Rx Strobe Delay DLL 2(HS400 Mode), each 125ps, range: 0 - 39.
|
||||||
|
register "common_soc_config.emmc_dll.emmc_rx_strobe_cntl" = "0x11515"
|
||||||
|
|
||||||
|
# SOC Aux orientation override:
|
||||||
|
# This is a bitfield that corresponds to up to 4 TCSS ports.
|
||||||
|
# Bits (0,1) allocated for TCSS Port1 configuration and Bits (2,3)for TCSS Port2.
|
||||||
|
# TcssAuxOri = 0101b
|
||||||
|
# Bit0,Bit2 set to "1" indicates no retimer on USBC Ports
|
||||||
|
# Bit1,Bit3 set to "0" indicates Aux lines are not swapped on the
|
||||||
|
# motherboard to USBC connector
|
||||||
|
register "tcss_aux_ori" = "5"
|
||||||
|
|
||||||
|
register "typec_aux_bias_pads[0]" = "{.pad_auxp_dc = GPP_E22, .pad_auxn_dc = GPP_E23}"
|
||||||
|
register "typec_aux_bias_pads[1]" = "{.pad_auxp_dc = GPP_A21, .pad_auxn_dc = GPP_A22}"
|
||||||
|
|
||||||
|
register "usb2_ports[0]" = "USB2_PORT_TYPE_C(OC_SKIP)" # USB2_C0
|
||||||
|
register "usb2_ports[1]" = "USB2_PORT_TYPE_C(OC_SKIP)" # USB2_C1
|
||||||
|
register "usb2_ports[3]" = "USB2_PORT_MID(OC_SKIP)" # USB-A1
|
||||||
|
register "usb2_ports[4]" = "USB2_PORT_MID(OC_SKIP)" # WWAN
|
||||||
|
register "usb2_ports[5]" = "USB2_PORT_MID(OC_SKIP)" # UF Camera
|
||||||
|
register "usb2_ports[6]" = "USB2_PORT_MID(OC_SKIP)" # WF Camera
|
||||||
|
register "usb2_ports[7]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth port for PCIe WLAN
|
||||||
|
register "usb2_ports[9]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth port for CNVi WLAN
|
||||||
|
|
||||||
|
register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC_SKIP)" # USB3 port for WWAN
|
||||||
|
|
||||||
|
# Configure external V1P05/Vnn/VnnSx Rails for Pujjoga
|
||||||
|
register "ext_fivr_settings" = "{
|
||||||
|
.configure_ext_fivr = 1,
|
||||||
|
}"
|
||||||
|
|
||||||
|
# Intel Common SoC Config
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
#| Field | Value |
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
#| I2C0 | TPM. Early init is |
|
||||||
|
#| | required to set up a BAR |
|
||||||
|
#| | for TPM communication |
|
||||||
|
#| I2C1 | Touchscreen |
|
||||||
|
#| I2C2 | Sub-board(PSensor)/WCAM |
|
||||||
|
#| I2C3 | Audio |
|
||||||
|
#| I2C5 | Trackpad |
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
register "common_soc_config" = "{
|
||||||
|
.i2c[0] = {
|
||||||
|
.early_init = 1,
|
||||||
|
.speed = I2C_SPEED_FAST_PLUS,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST_PLUS,
|
||||||
|
.scl_lcnt = 55,
|
||||||
|
.scl_hcnt = 30,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
.i2c[1] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.scl_lcnt = 157,
|
||||||
|
.scl_hcnt = 79,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
.i2c[2] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.scl_lcnt = 157,
|
||||||
|
.scl_hcnt = 79,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
.i2c[3] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.scl_lcnt = 158,
|
||||||
|
.scl_hcnt = 79,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
.i2c[5] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.scl_lcnt = 158,
|
||||||
|
.scl_hcnt = 79,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
}"
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
|
device ref i2c1 on
|
||||||
|
chip drivers/i2c/hid
|
||||||
|
register "generic.hid" = ""ELAN901C""
|
||||||
|
register "generic.desc" = ""ELAN Touchscreen""
|
||||||
|
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C7_IRQ)"
|
||||||
|
register "generic.detect" = "1"
|
||||||
|
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C1)"
|
||||||
|
register "generic.reset_delay_ms" = "20"
|
||||||
|
register "generic.reset_off_delay_ms" = "2"
|
||||||
|
register "generic.stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C6)"
|
||||||
|
register "generic.stop_delay_ms" = "280"
|
||||||
|
register "generic.stop_off_delay_ms" = "2"
|
||||||
|
register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C0)"
|
||||||
|
register "generic.enable_delay_ms" = "1"
|
||||||
|
register "generic.has_power_resource" = "1"
|
||||||
|
register "hid_desc_reg_offset" = "0x01"
|
||||||
|
device i2c 10 on end
|
||||||
|
end
|
||||||
|
chip drivers/i2c/hid
|
||||||
|
register "generic.hid" = ""PARA3406""
|
||||||
|
register "generic.desc" = ""Parade Touchscreen""
|
||||||
|
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C7_IRQ)"
|
||||||
|
register "generic.detect" = "1"
|
||||||
|
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C1)"
|
||||||
|
register "generic.reset_delay_ms" = "20"
|
||||||
|
register "generic.reset_off_delay_ms" = "2"
|
||||||
|
register "generic.stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C6)"
|
||||||
|
register "generic.stop_delay_ms" = "280"
|
||||||
|
register "generic.stop_off_delay_ms" = "2"
|
||||||
|
register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C0)"
|
||||||
|
register "generic.enable_delay_ms" = "1"
|
||||||
|
register "generic.has_power_resource" = "1"
|
||||||
|
register "hid_desc_reg_offset" = "0x01"
|
||||||
|
device i2c 24 on end
|
||||||
|
end
|
||||||
|
chip drivers/i2c/hid
|
||||||
|
register "generic.hid" = ""GTCH7503""
|
||||||
|
register "generic.desc" = ""G2TOUCH Touchscreen""
|
||||||
|
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C7_IRQ)"
|
||||||
|
register "generic.detect" = "1"
|
||||||
|
register "generic.reset_gpio" =
|
||||||
|
"ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C1)"
|
||||||
|
register "generic.reset_delay_ms" = "50"
|
||||||
|
register "generic.enable_gpio" =
|
||||||
|
"ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C0)"
|
||||||
|
register "generic.enable_delay_ms" = "1"
|
||||||
|
register "generic.has_power_resource" = "1"
|
||||||
|
register "hid_desc_reg_offset" = "0x01"
|
||||||
|
device i2c 40 on end
|
||||||
|
end
|
||||||
|
chip drivers/generic/gpio_keys
|
||||||
|
register "name" = ""PENH""
|
||||||
|
register "gpio" = "ACPI_GPIO_INPUT_ACTIVE_LOW(GPP_F13)"
|
||||||
|
register "key.wake_gpe" = "GPE0_DW2_15"
|
||||||
|
register "key.wakeup_route" = "WAKEUP_ROUTE_SCI"
|
||||||
|
register "key.wakeup_event_action" = "EV_ACT_DEASSERTED"
|
||||||
|
register "key.dev_name" = ""EJCT""
|
||||||
|
register "key.linux_code" = "SW_PEN_INSERTED"
|
||||||
|
register "key.linux_input_type" = "EV_SW"
|
||||||
|
register "key.label" = ""pen_eject""
|
||||||
|
device generic 0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref i2c3 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""RTL5682""
|
||||||
|
register "name" = ""RT58""
|
||||||
|
register "desc" = ""Headset Codec""
|
||||||
|
register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH(GPP_A23)"
|
||||||
|
# Set the jd_src to RT5668_JD1 for jack detection
|
||||||
|
register "property_count" = "1"
|
||||||
|
register "property_list[0].type" = "ACPI_DP_TYPE_INTEGER"
|
||||||
|
register "property_list[0].name" = ""realtek,jd-src""
|
||||||
|
register "property_list[0].integer" = "1"
|
||||||
|
device i2c 1a on end
|
||||||
|
end
|
||||||
|
chip drivers/generic/alc1015
|
||||||
|
register "hid" = ""RTL1019""
|
||||||
|
register "sdb" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_A11)"
|
||||||
|
device generic 0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref i2c5 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""ELAN0000""
|
||||||
|
register "desc" = ""ELAN Touchpad""
|
||||||
|
register "irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F14_IRQ)"
|
||||||
|
register "wake" = "GPE0_DW2_14"
|
||||||
|
register "detect" = "1"
|
||||||
|
device i2c 15 on end
|
||||||
|
end
|
||||||
|
chip drivers/i2c/hid
|
||||||
|
register "generic.hid" = ""SYNA0000""
|
||||||
|
register "generic.cid" = ""ACPI0C50""
|
||||||
|
register "generic.desc" = ""Synaptics Touchpad""
|
||||||
|
register "generic.irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F14_IRQ)"
|
||||||
|
register "generic.wake" = "GPE0_DW2_14"
|
||||||
|
register "generic.detect" = "1"
|
||||||
|
register "hid_desc_reg_offset" = "0x20"
|
||||||
|
device i2c 0x2c on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pcie_rp4 on
|
||||||
|
# PCIe 4 WLAN
|
||||||
|
register "pch_pcie_rp[PCH_RP(4)]" = "{
|
||||||
|
.clk_src = 2,
|
||||||
|
.clk_req = 2,
|
||||||
|
.flags = PCIE_RP_LTR | PCIE_RP_AER,
|
||||||
|
}"
|
||||||
|
chip drivers/wifi/generic
|
||||||
|
register "wake" = "GPE0_DW1_03"
|
||||||
|
register "add_acpi_dma_property" = "true"
|
||||||
|
device pci 00.0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pch_espi on
|
||||||
|
chip ec/google/chromeec
|
||||||
|
use conn0 as mux_conn[0]
|
||||||
|
use conn1 as mux_conn[1]
|
||||||
|
device pnp 0c09.0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pmc hidden
|
||||||
|
chip drivers/intel/pmc_mux
|
||||||
|
device generic 0 on
|
||||||
|
chip drivers/intel/pmc_mux/conn
|
||||||
|
use usb2_port1 as usb2_port
|
||||||
|
use tcss_usb3_port1 as usb3_port
|
||||||
|
device generic 0 alias conn0 on end
|
||||||
|
end
|
||||||
|
chip drivers/intel/pmc_mux/conn
|
||||||
|
use usb2_port2 as usb2_port
|
||||||
|
use tcss_usb3_port2 as usb3_port
|
||||||
|
device generic 1 alias conn1 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref tcss_xhci on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
device ref tcss_root_hub on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-C Port C0 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
|
||||||
|
device ref tcss_usb3_port1 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-C Port C1 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_C(RIGHT, LEFT, ACPI_PLD_GROUP(2, 1))"
|
||||||
|
device ref tcss_usb3_port2 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref xhci on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
device ref xhci_root_hub on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-C Port C0 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
|
||||||
|
device ref usb2_port1 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-C Port C1 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_C(RIGHT, LEFT, ACPI_PLD_GROUP(2, 1))"
|
||||||
|
device ref usb2_port2 on end
|
||||||
|
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Port A1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_A(RIGHT, LEFT, ACPI_PLD_GROUP(4, 1))"
|
||||||
|
device ref usb2_port4 on end
|
||||||
end
|
end
|
||||||
|
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 WWAN""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
device ref usb2_port5 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 UFC""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
device ref usb2_port6 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 WFC""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
device ref usb2_port7 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Bluetooth""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
register "reset_gpio" =
|
||||||
|
"ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D4)"
|
||||||
|
device ref usb2_port8 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""CNVi Bluetooth""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
register "reset_gpio" =
|
||||||
|
"ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D4)"
|
||||||
|
device ref usb2_port10 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Port A1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_A(RIGHT, LEFT, ACPI_PLD_GROUP(4, 1))"
|
||||||
|
device ref usb3_port2 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 WWAN""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
device ref usb3_port3 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
end
|
end
|
||||||
|
|||||||
Reference in New Issue
Block a user