sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/jasperlake: Enable end of post support in FSP

Browse Source 
Send end of post message to CSME in FSP, by selecting EndOfPost
message in PEI phase. In API mode which coreboot currently uses,
sending EndOfPost message in DXE phase is not applicable.

Change-Id: Ie21dcfc84d331f036090d01ea3e3925b81eea902
Signed-off-by: Aamir Bohra <aamir.bohra@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40612
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
This commit is contained in:
Aamir Bohra
2020-04-22 20:46:15 +05:30
committed by Furquan Shaikh
parent 137c5c4759
commit bc41ccf12c
1 changed files with 15 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
src/soc/intel/jasperlake/fsp_params.c
View File

@@ -14,6 +14,18 @@
#include <soc/soc_chip.h> #include <soc/soc_chip.h>
#include <string.h> #include <string.h>
/*
* ME End of Post configuration
* 0 - Disable EOP.
* 1 - Send in PEI (Applicable for FSP in API mode)
* 2 - Send in DXE (Not applicable for FSP in API mode)
*/
enum {
EOP_DISABLE,
EOP_PEI,
EOP_DXE,
} EndOfPost;
static const pci_devfn_t serial_io_dev[] = { static const pci_devfn_t serial_io_dev[] = {
PCH_DEVFN_I2C0, PCH_DEVFN_I2C0,
PCH_DEVFN_I2C1, PCH_DEVFN_I2C1,
@@ -97,6 +109,9 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
/* Unlock upper 8 bytes of RTC RAM */ /* Unlock upper 8 bytes of RTC RAM */
params->RtcMemoryLock = 0; params->RtcMemoryLock = 0;
/* Enable End of Post in PEI phase */
params->EndOfPostMessage = EOP_PEI;
/* Legacy 8254 timer support */ /* Legacy 8254 timer support */
params->Enable8254ClockGating = !CONFIG_USE_LEGACY_8254_TIMER; params->Enable8254ClockGating = !CONFIG_USE_LEGACY_8254_TIMER;
params->Enable8254ClockGatingOnS3 = 1; params->Enable8254ClockGatingOnS3 = 1;