device/Kconfig: rename AZALIA_PLUGIN_SUPPORT to AZALIA_HDA_CODEC_SUPPORT

Rename AZALIA_PLUGIN_SUPPORT to AZALIA_HDA_CODEC_SUPPORT and add a help
text to this Kconfig option to clarify what this option is about.

Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I71e36869c6ebf77f43ca78f5e451aebfb59f1c74
Reviewed-on: https://review.coreboot.org/c/coreboot/+/78986
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Felix Held
2023-11-09 14:08:53 +01:00
parent 6fd7f11225
commit bc6a690455
14 changed files with 21 additions and 16 deletions

View File

@@ -564,13 +564,18 @@ config CARDBUS_PLUGIN_SUPPORT
bool bool
default y default y
config AZALIA_PLUGIN_SUPPORT config AZALIA_HDA_CODEC_SUPPORT
bool bool
default n default n
help
Select this option to include the code to initialize Azalia HD audio
codec chips. This will also add the hda_verb.c file from the
mainboard directory to the build which contain the board-specific HD
audio codec configuration.
config AZALIA_LOCK_DOWN_R_WO_GCAP config AZALIA_LOCK_DOWN_R_WO_GCAP
def_bool n def_bool n
depends on AZALIA_PLUGIN_SUPPORT depends on AZALIA_HDA_CODEC_SUPPORT
help help
The GCAP register is implemented as R/WO (Read / Write Once) on some The GCAP register is implemented as R/WO (Read / Write Once) on some
HD Audio controllers, such as Intel 6-series PCHs. Select this option HD Audio controllers, such as Intel 6-series PCHs. Select this option

View File

@@ -4,12 +4,12 @@ ramstage-y += device.c
ramstage-y += root_device.c ramstage-y += root_device.c
ramstage-y += cpu_device.c ramstage-y += cpu_device.c
ramstage-y += device_util.c ramstage-y += device_util.c
ramstage-$(CONFIG_AZALIA_PLUGIN_SUPPORT) += azalia_device.c ramstage-$(CONFIG_AZALIA_HDA_CODEC_SUPPORT) += azalia_device.c
ramstage-$(CONFIG_ARCH_RAMSTAGE_X86_32) += pnp_device.c ramstage-$(CONFIG_ARCH_RAMSTAGE_X86_32) += pnp_device.c
ramstage-$(CONFIG_ARCH_RAMSTAGE_X86_64) += pnp_device.c ramstage-$(CONFIG_ARCH_RAMSTAGE_X86_64) += pnp_device.c
ramstage-y += smbus_ops.c ramstage-y += smbus_ops.c
ifeq ($(CONFIG_AZALIA_PLUGIN_SUPPORT),y) ifeq ($(CONFIG_AZALIA_HDA_CODEC_SUPPORT),y)
ramstage-srcs += $(wildcard src/mainboard/$(MAINBOARDDIR)/hda_verb.c) ramstage-srcs += $(wildcard src/mainboard/$(MAINBOARDDIR)/hda_verb.c)
endif endif

View File

@@ -6,7 +6,7 @@ config BOARD_SPECIFIC_OPTIONS
def_bool y def_bool y
select SOC_AMD_PICASSO select SOC_AMD_PICASSO
select BOARD_ROMSIZE_KB_16384 select BOARD_ROMSIZE_KB_16384
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select HAVE_ACPI_RESUME select HAVE_ACPI_RESUME
select DRIVERS_UART_ACPI select DRIVERS_UART_ACPI
select AMD_SOC_CONSOLE_UART if !AMD_LPC_DEBUG_CARD select AMD_SOC_CONSOLE_UART if !AMD_LPC_DEBUG_CARD

View File

@@ -8,7 +8,7 @@ config BOARD_SPECIFIC_OPTIONS
select SOC_AMD_PICASSO select SOC_AMD_PICASSO
select BOARD_ROMSIZE_KB_8192 if BOARD_AMD_MANDOLIN select BOARD_ROMSIZE_KB_8192 if BOARD_AMD_MANDOLIN
select BOARD_ROMSIZE_KB_16384 if BOARD_AMD_CEREME select BOARD_ROMSIZE_KB_16384 if BOARD_AMD_CEREME
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select HAVE_ACPI_RESUME select HAVE_ACPI_RESUME
select DRIVERS_UART_ACPI select DRIVERS_UART_ACPI
select AMD_SOC_CONSOLE_UART if !AMD_LPC_DEBUG_CARD select AMD_SOC_CONSOLE_UART if !AMD_LPC_DEBUG_CARD

View File

@@ -16,7 +16,7 @@ config BOARD_SPECIFIC_OPTIONS
select SUPERIO_FINTEK_COMMON_PRE_RAM select SUPERIO_FINTEK_COMMON_PRE_RAM
select SUPERIO_FINTEK_FAN_CONTROL select SUPERIO_FINTEK_FAN_CONTROL
select SUPERIO_FINTEK_FAN_API_CALL select SUPERIO_FINTEK_FAN_API_CALL
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
config MAINBOARD_DIR config MAINBOARD_DIR
default "amd/pademelon" default "amd/pademelon"

View File

@@ -29,7 +29,7 @@ static struct device_operations hda_audio_ops = {
}; };
static const struct pci_driver hdaaudio_driver __pci_driver = { static const struct pci_driver hdaaudio_driver __pci_driver = {
.ops = CONFIG(AZALIA_PLUGIN_SUPPORT) ? .ops = CONFIG(AZALIA_HDA_CODEC_SUPPORT) ?
&default_azalia_audio_ops : &hda_audio_ops, &default_azalia_audio_ops : &hda_audio_ops,
.vendor = PCI_VID_AMD, .vendor = PCI_VID_AMD,
.devices = pci_device_ids, .devices = pci_device_ids,

View File

@@ -4,7 +4,7 @@ config INTEL_LYNXPOINT_LP
select ACPI_COMMON_MADT_LAPIC select ACPI_COMMON_MADT_LAPIC
select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select ACPI_SOC_NVS select ACPI_SOC_NVS
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select BOOT_DEVICE_SUPPORTS_WRITES select BOOT_DEVICE_SUPPORTS_WRITES
select HAVE_EM100PRO_SPI_CONSOLE_SUPPORT select HAVE_EM100PRO_SPI_CONSOLE_SUPPORT
select HAVE_POWER_STATE_AFTER_FAILURE select HAVE_POWER_STATE_AFTER_FAILURE

View File

@@ -38,7 +38,7 @@ endif
config SOC_INTEL_COMMON config SOC_INTEL_COMMON
bool bool
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select ACPI_SOC_NVS select ACPI_SOC_NVS
help help
common code for Intel SOCs common code for Intel SOCs

View File

@@ -14,7 +14,7 @@ config SOUTH_BRIDGE_OPTIONS
select ACPI_COMMON_MADT_LAPIC select ACPI_COMMON_MADT_LAPIC
select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select ACPI_SOC_NVS select ACPI_SOC_NVS
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select SOUTHBRIDGE_INTEL_COMMON_FINALIZE select SOUTHBRIDGE_INTEL_COMMON_FINALIZE
select SOUTHBRIDGE_INTEL_COMMON_RCBA_PIRQ select SOUTHBRIDGE_INTEL_COMMON_RCBA_PIRQ
select SOUTHBRIDGE_INTEL_COMMON_SMBUS select SOUTHBRIDGE_INTEL_COMMON_SMBUS

View File

@@ -6,7 +6,7 @@ config SOUTHBRIDGE_INTEL_I82801GX
select ACPI_COMMON_MADT_LAPIC select ACPI_COMMON_MADT_LAPIC
select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select ACPI_SOC_NVS select ACPI_SOC_NVS
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select USE_WATCHDOG_ON_BOOT select USE_WATCHDOG_ON_BOOT
select HAVE_SMI_HANDLER select HAVE_SMI_HANDLER
select SOUTHBRIDGE_INTEL_COMMON_GPIO select SOUTHBRIDGE_INTEL_COMMON_GPIO

View File

@@ -6,7 +6,7 @@ config SOUTHBRIDGE_INTEL_I82801IX
select ACPI_COMMON_MADT_LAPIC select ACPI_COMMON_MADT_LAPIC
select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select ACPI_SOC_NVS select ACPI_SOC_NVS
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select HAVE_SMI_HANDLER if !NO_SMM select HAVE_SMI_HANDLER if !NO_SMM
select HAVE_USBDEBUG_OPTIONS select HAVE_USBDEBUG_OPTIONS
select INTEL_DESCRIPTOR_MODE_CAPABLE select INTEL_DESCRIPTOR_MODE_CAPABLE

View File

@@ -5,7 +5,7 @@ config SOUTHBRIDGE_INTEL_I82801JX
select ACPI_COMMON_MADT_IOAPIC select ACPI_COMMON_MADT_IOAPIC
select ACPI_COMMON_MADT_LAPIC select ACPI_COMMON_MADT_LAPIC
select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select HAVE_POWER_STATE_AFTER_FAILURE select HAVE_POWER_STATE_AFTER_FAILURE
select HAVE_POWER_STATE_PREVIOUS_AFTER_FAILURE select HAVE_POWER_STATE_PREVIOUS_AFTER_FAILURE
select HAVE_SMI_HANDLER select HAVE_SMI_HANDLER

View File

@@ -5,7 +5,7 @@ config SOUTHBRIDGE_INTEL_IBEXPEAK
select ACPI_COMMON_MADT_IOAPIC select ACPI_COMMON_MADT_IOAPIC
select ACPI_COMMON_MADT_LAPIC select ACPI_COMMON_MADT_LAPIC
select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select HAVE_SMI_HANDLER select HAVE_SMI_HANDLER
select USE_WATCHDOG_ON_BOOT select USE_WATCHDOG_ON_BOOT
select PCIEXP_ASPM select PCIEXP_ASPM

View File

@@ -6,7 +6,7 @@ config SOUTHBRIDGE_INTEL_LYNXPOINT
select ACPI_COMMON_MADT_LAPIC select ACPI_COMMON_MADT_LAPIC
select ACPI_INTEL_HARDWARE_SLEEP_VALUES select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select ACPI_SOC_NVS select ACPI_SOC_NVS
select AZALIA_PLUGIN_SUPPORT select AZALIA_HDA_CODEC_SUPPORT
select SOUTHBRIDGE_INTEL_COMMON_SMBUS select SOUTHBRIDGE_INTEL_COMMON_SMBUS
select SOUTHBRIDGE_INTEL_COMMON_EARLY_SMBUS select SOUTHBRIDGE_INTEL_COMMON_EARLY_SMBUS
select SOUTHBRIDGE_INTEL_COMMON_SPI_ICH9 select SOUTHBRIDGE_INTEL_COMMON_SPI_ICH9