coreboot: common stage cache
Many chipsets were using a stage cache for reference code or when using a relocatable ramstage. Provide a common API for the chipsets to use while reducing code duplication. Change-Id: Ia36efa169fe6bd8a3dbe07bf57a9729c7edbdd46 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/8625 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
This commit is contained in:
		| @@ -2,7 +2,7 @@ | ||||
|  * This file is part of the coreboot project. | ||||
|  * | ||||
|  * Copyright (C) 2008 Jordan Crouse <jordan@cosmicpenguin.net> | ||||
|  * Copyright (C) 2013 The Chromium OS Authors. All rights reserved. | ||||
|  * Copyright (C) 2013-2015 Google, Inc. | ||||
|  * | ||||
|  * This file is dual-licensed. You can choose between: | ||||
|  *   - The GNU GPL, version 2, as published by the Free Software Foundation | ||||
| @@ -90,4 +90,3 @@ void cbfs_set_header_offset(size_t offset); | ||||
| static inline void cbfs_set_header_offset(size_t offset) {} | ||||
| #endif | ||||
| #endif | ||||
|  | ||||
|   | ||||
		Reference in New Issue
	
	Block a user