sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/lynxpoint: Use correct port mask for LPT-LP

Browse Source 
Lynxpoint LP only has 4 SATA ports.

Change-Id: I565a0b2d29ac8fff8b5d87e0f1dbb3667f229365
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47035
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Angel Pons
2020-10-30 13:55:23 +01:00
committed by Patrick Georgi
parent 2a358fc52d
commit be6ad1ace0
1 changed files with 9 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/southbridge/intel/lynxpoint/sata.c
View File

@@ -11,6 +11,12 @@
#include "iobp.h" #include "iobp.h"
#include "pch.h" #include "pch.h"
#if CONFIG(INTEL_LYNXPOINT_LP)
#define SATA_PORT_MASK 0x0f
#else
#define SATA_PORT_MASK 0x3f
#endif
typedef struct southbridge_intel_lynxpoint_config config_t; typedef struct southbridge_intel_lynxpoint_config config_t;
static inline u32 sir_read(struct device *dev, int idx) static inline u32 sir_read(struct device *dev, int idx)
@@ -64,7 +70,7 @@ static void sata_init(struct device *dev)
pci_write_config16(dev, IDE_TIM_SEC, IDE_DECODE_ENABLE); pci_write_config16(dev, IDE_TIM_SEC, IDE_DECODE_ENABLE);
/* for AHCI, Port Enable is managed in memory mapped space */ /* for AHCI, Port Enable is managed in memory mapped space */
pci_update_config16(dev, 0x92, ~0x3f, 0x8000 | config->sata_port_map); pci_update_config16(dev, 0x92, ~SATA_PORT_MASK, 0x8000 | config->sata_port_map);
udelay(2); udelay(2);
/* Setup register 98h */ /* Setup register 98h */
@@ -90,7 +96,7 @@ static void sata_init(struct device *dev)
/* SATA Initialization register */ /* SATA Initialization register */
reg32 = 0x183; reg32 = 0x183;
reg32 |= (config->sata_port_map ^ 0x3f) << 24; reg32 |= (config->sata_port_map ^ SATA_PORT_MASK) << 24;
reg32 |= (config->sata_devslp_mux & 1) << 15; reg32 |= (config->sata_devslp_mux & 1) << 15;
pci_write_config32(dev, 0x94, reg32); pci_write_config32(dev, 0x94, reg32);
@@ -201,7 +207,7 @@ static void sata_enable(struct device *dev)
* Set SATA controller mode early so the resource allocator can * Set SATA controller mode early so the resource allocator can
* properly assign IO/Memory resources for the controller. * properly assign IO/Memory resources for the controller.
*/ */
pci_write_config16(dev, 0x90, 0x0060 | (config->sata_port_map ^ 0x3f) << 8); pci_write_config16(dev, 0x90, 0x0060 | (config->sata_port_map ^ SATA_PORT_MASK) << 8);
} }
static struct device_operations sata_ops = { static struct device_operations sata_ops = {