Add support for socket LGA775
Change-Id: Ia7ef3a4cbc3638a9c9a48b297e392e4e655b6e6b Signed-off-by: Stefan Tauner <stefan.tauner@gmx.at> Reviewed-on: http://review.coreboot.org/1581 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
committed by
Patrick Georgi
parent
335450d0a1
commit
bef3d347e8
17
src/cpu/intel/socket_LGA775/Makefile.inc
Normal file
17
src/cpu/intel/socket_LGA775/Makefile.inc
Normal file
@@ -0,0 +1,17 @@
|
||||
ramstage-y += socket_LGA775.c
|
||||
subdirs-y += ../model_6ex
|
||||
subdirs-y += ../model_6fx
|
||||
subdirs-y += ../model_f3x
|
||||
subdirs-y += ../model_f4x
|
||||
#subdirs-y += ../model_f6x
|
||||
#subdirs-y += ../model_1066x
|
||||
subdirs-y += ../model_1067x
|
||||
subdirs-y += ../../x86/tsc
|
||||
subdirs-y += ../../x86/mtrr
|
||||
subdirs-y += ../../x86/lapic
|
||||
subdirs-y += ../../x86/cache
|
||||
subdirs-y += ../../x86/smm
|
||||
subdirs-y += ../microcode
|
||||
subdirs-y += ../hyperthreading
|
||||
|
||||
cpu_incs-$(CONFIG_CACHE_AS_RAM) += $(src)/cpu/intel/car/cache_as_ram_ht.inc
|
Reference in New Issue
Block a user