sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Revert removal of MMCONFIG

Browse Source 
Change-Id: I22be03d5714b58bd19fdf0cd126487b1e72d7473
This commit is contained in:
Jeremy Soller
2020-12-03 11:03:30 -07:00
parent a20126a4b3
commit c6f49ca48a
2 changed files with 0 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
src/lib/memrange.c
View File

@@ -252,17 +252,6 @@ static void collect_ranges(void *gp, struct device *dev, struct resource *res)
if (res->size == 0) if (res->size == 0)
return; return;
#if CONFIG(SOC_INTEL_TIGERLAKE)
if (
ctx->tag == 0x10002 && /* BM_MEM_RESERVED */
res->base == CONFIG_MMCONF_BASE_ADDRESS &&
res->size == CONFIG_SA_PCIEX_LENGTH
) {
printk(BIOS_WARNING, "Skipping MMCONF region\n");
return;
}
#endif
if (ctx->filter == NULL || ctx->filter(dev, res)) if (ctx->filter == NULL || ctx->filter(dev, res))
memranges_insert(ctx->ranges, res->base, res->size, ctx->tag); memranges_insert(ctx->ranges, res->base, res->size, ctx->tag);
} }

4
src/soc/intel/common/block/acpi/acpi/northbridge.asl
View File

@@ -265,12 +265,10 @@ Device (PDRC)
*/ */
Memory32Fixed (ReadWrite, 0, EP_BASE_SIZE, EGPB) Memory32Fixed (ReadWrite, 0, EP_BASE_SIZE, EGPB)
#if !CONFIG(SOC_INTEL_TIGERLAKE)
/* PCI Express BAR _BAS and _LEN will be updated in /* PCI Express BAR _BAS and _LEN will be updated in
* _CRS below according to B0:D0:F0:Reg.60h * _CRS below according to B0:D0:F0:Reg.60h
*/ */
Memory32Fixed (ReadWrite, 0, 0, PCIX) Memory32Fixed (ReadWrite, 0, 0, PCIX)
#endif
/* VTD engine memory range. */ /* VTD engine memory range. */
Memory32Fixed (ReadOnly, VTD_BASE_ADDRESS, VTD_BASE_SIZE) Memory32Fixed (ReadOnly, VTD_BASE_ADDRESS, VTD_BASE_SIZE)
@@ -294,13 +292,11 @@ Device (PDRC)
CreateDwordField (BUF0, EGPB._BAS, EBR0) CreateDwordField (BUF0, EGPB._BAS, EBR0)
EBR0 = \_SB.PCI0.GEPB () EBR0 = \_SB.PCI0.GEPB ()
#if !CONFIG(SOC_INTEL_TIGERLAKE)
CreateDwordField (BUF0, PCIX._BAS, XBR0) CreateDwordField (BUF0, PCIX._BAS, XBR0)
XBR0 = \_SB.PCI0.GPCB () XBR0 = \_SB.PCI0.GPCB ()
CreateDwordField (BUF0, PCIX._LEN, XSZ0) CreateDwordField (BUF0, PCIX._LEN, XSZ0)
XSZ0 = \_SB.PCI0.GPCL () XSZ0 = \_SB.PCI0.GPCL ()
#endif
CreateDwordField (BUF0, FIOH._BAS, FBR0) CreateDwordField (BUF0, FIOH._BAS, FBR0)
FBR0 = 0x100000000 - CONFIG_ROM_SIZE FBR0 = 0x100000000 - CONFIG_ROM_SIZE