mb/dell/snb_ivb_workstations: Fix SMBIOS slot desc for PCH PCIe ports
The PCH's PCIe ports do not support Gen3 speeds, only Gen1/Gen2. Change-Id: I7df61af1953ec99000c6c501b017e553190a46b6 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63206 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net>
This commit is contained in:
@@ -4,7 +4,7 @@ chip northbridge/intel/sandybridge
|
|||||||
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
|
||||||
register "sata_port_map" = "0x7"
|
register "sata_port_map" = "0x7"
|
||||||
device pci 1c.4 on # PCIe Port #5
|
device pci 1c.4 on # PCIe Port #5
|
||||||
smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthLong" "SLOT2" "SlotDataBusWidth4X"
|
smbios_slot_desc "SlotTypePciExpressGen2X16" "SlotLengthLong" "SLOT2" "SlotDataBusWidth4X"
|
||||||
end
|
end
|
||||||
device pci 1c.5 on end # PCIe Port #6
|
device pci 1c.5 on end # PCIe Port #6
|
||||||
device pci 1c.6 on end # PCIe Port #7
|
device pci 1c.6 on end # PCIe Port #7
|
||||||
|
@@ -5,10 +5,10 @@ chip northbridge/intel/sandybridge
|
|||||||
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
|
||||||
register "sata_port_map" = "0xf"
|
register "sata_port_map" = "0xf"
|
||||||
device pci 1c.2 on # PCIe Port #3
|
device pci 1c.2 on # PCIe Port #3
|
||||||
smbios_slot_desc "SlotTypePciExpressGen3X1" "SlotLengthShort" "SLOT2" "SlotDataBusWidth1X"
|
smbios_slot_desc "SlotTypePciExpressGen2X1" "SlotLengthShort" "SLOT2" "SlotDataBusWidth1X"
|
||||||
end
|
end
|
||||||
device pci 1c.4 on # PCIe Port #5
|
device pci 1c.4 on # PCIe Port #5
|
||||||
smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthLong" "SLOT4" "SlotDataBusWidth4X"
|
smbios_slot_desc "SlotTypePciExpressGen2X16" "SlotLengthLong" "SLOT4" "SlotDataBusWidth4X"
|
||||||
end
|
end
|
||||||
device pci 1c.5 on end # PCIe Port #6
|
device pci 1c.5 on end # PCIe Port #6
|
||||||
device pci 1c.6 on end # PCIe Port #7
|
device pci 1c.6 on end # PCIe Port #7
|
||||||
|
Reference in New Issue
Block a user