sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix rs690 bug about GPPSB configuration.

Browse Source 
Signed-off-by:  Maggie Li <maggie.li@amd.com>
Reviewed-by:    Zheng Bao <Zheng.bao@amd.com>
Acked-by: Marc Jones <marcj303@gmail.com>

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3891 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Maggie Li
2009-01-23 22:16:13 +00:00
committed by Marc Jones
parent 2e5481356f
commit cab81c03eb
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/amd/rs690/rs690_pcie.c
View File

@@ -133,8 +133,8 @@ static void switching_gpp_configurations(device_t nb_dev, device_t sb_dev)
/* sets desired GPPSB configurations, bit4-7 */ /* sets desired GPPSB configurations, bit4-7 */
reg = nbmisc_read_index(nb_dev, 0x67); reg = nbmisc_read_index(nb_dev, 0x67);
reg &= 0xff0f; /* clean */ reg &= 0xffffff0f; /* clean */
reg |= cfg->gpp_configuration; reg |= cfg->gpp_configuration << 4;
nbmisc_write_index(nb_dev, 0x67, reg); nbmisc_write_index(nb_dev, 0x67, reg);
/* read bit14 and write back its inverst value */ /* read bit14 and write back its inverst value */