oops. this is weird. CAR addresses should be specified in the socket and not in
the board. I thought we did this ages ago. Also push CAR BASE further down so it won't conflict with a 32mbit flash part. Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Acked-by: Stefan Reinauer <stefan.reinauer@coreboot.org> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6299 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
committed by
Stefan Reinauer
parent
33ee3ee6b4
commit
ce952652a1
@ -12,7 +12,7 @@ config SOCKET_SPECIFIC_OPTIONS # dummy
|
||||
|
||||
config DCACHE_RAM_BASE
|
||||
hex
|
||||
default 0xffdf8000
|
||||
default 0xffaf8000
|
||||
|
||||
config DCACHE_RAM_SIZE
|
||||
hex
|
||||
|
@ -1,3 +1,22 @@
|
||||
config CPU_INTEL_SOCKET_MFCPGA478
|
||||
bool
|
||||
|
||||
if CPU_INTEL_SOCKET_MFCPGA478
|
||||
|
||||
config SOCKET_SPECIFIC_OPTIONS # dummy
|
||||
def_bool y
|
||||
select CPU_INTEL_CORE
|
||||
select CPU_INTEL_CORE2
|
||||
select MMX
|
||||
select SSE
|
||||
select CACHE_AS_RAM
|
||||
|
||||
config DCACHE_RAM_BASE
|
||||
hex
|
||||
default 0xffaf8000
|
||||
|
||||
config DCACHE_RAM_SIZE
|
||||
hex
|
||||
default 0x8000
|
||||
|
||||
endif
|
||||
|
Reference in New Issue
Block a user