Extend coreboot table entry for serial ports
Add information about memory mapped/io mapped base addresses. and fix up libpayload to use the same structures Signed-off-by: Stefan Reinauer <reinauer@google.com> Change-Id: I5f7b5eda6063261b9acb7a46310172d4a5471dfb Reviewed-on: http://review.coreboot.org/261 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
committed by
Stefan Reinauer
parent
b6010b8e70
commit
d1bc331855
@@ -28,6 +28,11 @@ static void uartmem_init(void)
|
||||
uart_bar = uart_mem_init();
|
||||
}
|
||||
|
||||
u32 uartmem_getbaseaddr(void)
|
||||
{
|
||||
return uart_bar;
|
||||
}
|
||||
|
||||
static void uartmem_tx_byte(unsigned char data)
|
||||
{
|
||||
if (!uart_bar)
|
||||
|
Reference in New Issue
Block a user