sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- A new test case for romcc

Browse Source 
- Minor romcc fixes
- In smbus_wail_until_done a romcc glitch with || in romcc where it likes
  to run out of registers.  Use | to be explicit that I don't need the short
  circuiting behavior.
- Remove unused #defines from coherent_ht.c
- Update the test in auto.c to 512M
- Add definition of log2 to romcc_io.h
- Implement SPD memory sizing in raminit.c
- Reduce the number of memory devices back 2 to for the SOLO board.


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@883 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Eric Biederman
2003-06-18 11:03:18 +00:00
parent 99acb49cf7
commit d3283ec05f
8 changed files with 447 additions and 68 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
util/romcc/Makefile
View File

@@ -51,6 +51,7 @@ TESTS=\
simple_test30.c \
simple_test31.c \
simple_test32.c \
simple_test33.c \
raminit_test.c \
raminit_test2.c \
raminit_test3.c \