mb/google/volteer/var/voema: Update gpio and devicetree settings
Based on latest schematic and gpio table of voema, update gpio and devicetree settings for voema Proto. BUG=b:169356808 TEST=FW_NAME=voema emerge-volteer coreboot chromeos-bootimage Signed-off-by: David Wu <david_wu@quanta.corp-partner.google.com> Change-Id: I719a9948ed0d60e1de5368e096ff60c2345803b0 Reviewed-on: https://review.coreboot.org/c/coreboot/+/47667 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-by: Caveh Jalali <caveh@chromium.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
David Wu
Patrick Georgi
@@ -1,3 +1,7 @@
|
|||||||
# SPDX-License-Identifier: GPL-2.0-only
|
# SPDX-License-Identifier: GPL-2.0-only
|
||||||
|
|
||||||
|
bootblock-y += gpio.c
|
||||||
|
|
||||||
romstage-y += memory.c
|
romstage-y += memory.c
|
||||||
|
|
||||||
|
ramstage-y += gpio.c
|
||||||
|
|||||||
222
src/mainboard/google/volteer/variants/voema/gpio.c
Normal file
222
src/mainboard/google/volteer/variants/voema/gpio.c
Normal file
@@ -0,0 +1,222 @@
|
|||||||
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
|
||||||
|
#include <variant/gpio.h>
|
||||||
|
#include <baseboard/variants.h>
|
||||||
|
#include <commonlib/helpers.h>
|
||||||
|
|
||||||
|
/* Pad configuration in ramstage */
|
||||||
|
static const struct pad_config override_gpio_table[] = {
|
||||||
|
/* A7 : I2S2_SCLK ==> I2S1_SPKR_SCLK */
|
||||||
|
PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1),
|
||||||
|
/* A8 : I2S2_SFRM ==> I2S1_SPKR_SFRM */
|
||||||
|
PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
|
||||||
|
/* A9 : I2S2_TXD ==> I2S1_PCH_TX_SPKR_RX */
|
||||||
|
PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
|
||||||
|
/* A10 : I2S2_RXD ==> I2S1_PCH_RX_SPKR */
|
||||||
|
PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),
|
||||||
|
/* A13 : PMC_I2C_SCL ==> BT_DISABLE_L */
|
||||||
|
PAD_CFG_GPO(GPP_A13, 1, DEEP),
|
||||||
|
/* A14 : USB_OC1# ==> NC */
|
||||||
|
PAD_NC(GPP_A14, NONE),
|
||||||
|
/* A16 : USB_OC3# ==> USB_C0_OC_ODL */
|
||||||
|
PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1),
|
||||||
|
/* A18 : DDSP_HPDB ==> HDMI_HPD */
|
||||||
|
PAD_CFG_NF(GPP_A18, NONE, DEEP, NF1),
|
||||||
|
/* A21 : DDPC_CTRCLK ==> EN_FP_PWR */
|
||||||
|
PAD_CFG_GPO(GPP_A21, 1, DEEP),
|
||||||
|
/* A22 : DDPC_CTRLDATA ==> EN_HDMI_PWR */
|
||||||
|
PAD_CFG_GPO(GPP_A22, 1, DEEP),
|
||||||
|
|
||||||
|
/* B2 : VRALERT# ==> EN_PP3300_SSD */
|
||||||
|
PAD_CFG_GPO(GPP_B2, 1, DEEP),
|
||||||
|
/* B7 : ISH_12C1_SDA ==> ISH_I2C1_SENSOR_SDA */
|
||||||
|
PAD_CFG_NF(GPP_B7, NONE, DEEP, NF1),
|
||||||
|
/* B8 : ISH_I2C1_SCL ==> ISH_I2C1_SENSOR_SCL */
|
||||||
|
PAD_CFG_NF(GPP_B8, NONE, DEEP, NF1),
|
||||||
|
/* B9 : I2C5_SDA ==> PCH_I2C5_TRACKPAD_SDA */
|
||||||
|
PAD_CFG_NF(GPP_B9, NONE, DEEP, NF1),
|
||||||
|
/* B10 : I2C5_SCL ==> PCH_I2C5_TRACKPAD_SCL */
|
||||||
|
PAD_CFG_NF(GPP_B10, NONE, DEEP, NF1),
|
||||||
|
/* B18 : GSPI0_MOSI ==> PCH_GSPI0_H1_TPM_MOSI_STRAP */
|
||||||
|
PAD_CFG_NF(GPP_B18, DN_20K, DEEP, NF1),
|
||||||
|
/* B19 : GSPI1_CS0# ==> PCH_GSPI1_FPMCU_CS_L */
|
||||||
|
PAD_CFG_NF(GPP_B19, NONE, DEEP, NF1),
|
||||||
|
/* B20 : GSPI1_CLK ==> PCH_GSPI1_FPMCU_CLK */
|
||||||
|
PAD_CFG_NF(GPP_B20, NONE, DEEP, NF1),
|
||||||
|
/* B21 : GSPI1_MISO ==> PCH_GSPI1_FPMCU_MISO */
|
||||||
|
PAD_CFG_NF(GPP_B21, NONE, DEEP, NF1),
|
||||||
|
/* B23 : SML1ALERT# ==> GPP_B23_STRAP # */
|
||||||
|
PAD_NC(GPP_B23, DN_20K),
|
||||||
|
|
||||||
|
/* C0 : SMBCLK ==> EN_PP3300_WLAN */
|
||||||
|
PAD_CFG_GPO(GPP_C0, 1, DEEP),
|
||||||
|
/* C2 : SMBALERT# ==> GPP_C2_STRAP */
|
||||||
|
PAD_NC(GPP_C2, DN_20K),
|
||||||
|
/* C5 : SML0ALERT# ==> USB_SMB_INT_L_BOOT_STRAP0 */
|
||||||
|
PAD_NC(GPP_C5, DN_20K),
|
||||||
|
/* C7 : SML1DATA ==> EN_USI_CHARGE */
|
||||||
|
PAD_CFG_GPO(GPP_C7, 1, DEEP),
|
||||||
|
/* C10 : UART0_RTS# ==> USI_RST_L */
|
||||||
|
PAD_CFG_GPO(GPP_C10, 1, DEEP),
|
||||||
|
/* C13 : UART1_TXD ==> PCH_FPMCU_BOOT1 */
|
||||||
|
PAD_CFG_GPO(GPP_C13, 0, DEEP),
|
||||||
|
/* C16 : I2C0_SDA ==> PCH_I2C0_1V8_AUDIO_SDA */
|
||||||
|
PAD_CFG_NF(GPP_C16, NONE, DEEP, NF1),
|
||||||
|
/* C17 : I2C0_SCL ==> PCH_I2C0_1V8_AUDIO_SCL */
|
||||||
|
PAD_CFG_NF(GPP_C17, NONE, DEEP, NF1),
|
||||||
|
/* C18 : I2C1_SDA ==> PCH_I2C1_TOUCH_USI_SDA */
|
||||||
|
PAD_CFG_NF(GPP_C18, NONE, DEEP, NF1),
|
||||||
|
/* C19 : I2C1_SCL ==> PCH_I2C1_TOUCH_USI_SCL */
|
||||||
|
PAD_CFG_NF(GPP_C19, NONE, DEEP, NF1),
|
||||||
|
/* C20 : UART2_RXD ==> FPMCU_INT_L */
|
||||||
|
PAD_CFG_GPI_INT(GPP_C20, NONE, PLTRST, LEVEL),
|
||||||
|
/* C22 : UART2_RTS# ==> PCH_FPMCU_BOOT0 */
|
||||||
|
PAD_CFG_GPO(GPP_C22, 0, DEEP),
|
||||||
|
/* C23 : UART2_CTS# ==> FPMCU_RST_ODL */
|
||||||
|
PAD_CFG_GPO(GPP_C23, 1, DEEP),
|
||||||
|
|
||||||
|
/* D0 : ISH_GP0 ==> ISH_IMU_INT_L */
|
||||||
|
PAD_CFG_GPI(GPP_D0, NONE, DEEP),
|
||||||
|
/* D1 : ISH_GP1 ==> ISH_ACCEL_INT_L */
|
||||||
|
PAD_CFG_GPI(GPP_D1, NONE, DEEP),
|
||||||
|
/* D2 : ISH_GP2 ==> ISH_LID_OPEN */
|
||||||
|
PAD_CFG_GPI(GPP_D2, NONE, DEEP),
|
||||||
|
/* D3 : ISH_GP3 ==> CAM_DET_L */
|
||||||
|
PAD_CFG_GPI(GPP_D3, NONE, DEEP),
|
||||||
|
/* D4 : IMGCLKOUT0 ==> CAM_RST_L */
|
||||||
|
PAD_CFG_GPO(GPP_D4, 0, PLTRST),
|
||||||
|
/* D10 : ISH_SPI_CLK ==> PCH_GSPI2_CVF_CLK_STRAP */
|
||||||
|
PAD_CFG_NF(GPP_D10, DN_20K, DEEP, NF7),
|
||||||
|
/* D12 : ISH_SPI_MOSI ==> PCH_GSPI2_CVF_MISO_STRAP */
|
||||||
|
PAD_CFG_NF(GPP_D12, DN_20K, DEEP, NF7),
|
||||||
|
/* D13 : ISH_UART0_RXD ==> UART_ISH_RX_DEBUG_TX */
|
||||||
|
PAD_CFG_NF(GPP_D13, NONE, DEEP, NF1),
|
||||||
|
/* D14 : ISH_UART0_TXD ==> UART_ISH_TX_DEBUG_RX */
|
||||||
|
PAD_CFG_NF(GPP_D14, NONE, DEEP, NF1),
|
||||||
|
/* D16 : ISH_UART0_CTS# ==> EN_PP3300_SD */
|
||||||
|
PAD_CFG_GPO(GPP_D16, 1, DEEP),
|
||||||
|
/* D17 : ISH_GP4 ==> CAM_SEN_EN */
|
||||||
|
PAD_CFG_GPO(GPP_D17, 0, DEEP),
|
||||||
|
|
||||||
|
/* E0 : SATAXPCIE0 ==> NC */
|
||||||
|
PAD_NC(GPP_E0, NONE),
|
||||||
|
/* E3 : CPU_GP0 ==> USI_REPORT_EN */
|
||||||
|
PAD_CFG_GPO(GPP_E3, 1, DEEP),
|
||||||
|
/* E7 : CPU_GP1 ==> USI_INT */
|
||||||
|
PAD_CFG_GPI_APIC(GPP_E7, NONE, PLTRST, LEVEL, NONE),
|
||||||
|
/* E15 : ISH_GP6 ==> TRACKPAD_INT_ODL */
|
||||||
|
PAD_CFG_GPI_IRQ_WAKE(GPP_E15, NONE, DEEP, LEVEL, INVERT),
|
||||||
|
/* E18 : DDP1_CTRLCLK ==> NC */
|
||||||
|
PAD_NC(GPP_E18, NONE),
|
||||||
|
/* E19 : DDP1_CTRLDATA ==> USB0_C0_LSX_SOC_RX_STRAP */
|
||||||
|
PAD_CFG_NF(GPP_E19, DN_20K, DEEP, NF4),
|
||||||
|
/* E20 : DDP2_CTRLCLK ==> NC */
|
||||||
|
PAD_NC(GPP_E20, NONE),
|
||||||
|
|
||||||
|
/* F7 : GPPF7_STRAP */
|
||||||
|
PAD_NC(GPP_F7, DN_20K),
|
||||||
|
/* F11 : THC1_SPI2_CLK ==> NC */
|
||||||
|
PAD_NC(GPP_F11, NONE),
|
||||||
|
/* F12 : GSXDOUT ==> EN_PP3300_TRACKPAD */
|
||||||
|
PAD_CFG_GPO(GPP_F12, 1, DEEP),
|
||||||
|
/* F13 : GSXDOUT ==> WiFi_DISABLE_L */
|
||||||
|
PAD_CFG_GPO(GPP_F13, 1, DEEP),
|
||||||
|
/* F16 : GSXCLK ==> EN_PP3300_TOUCHSCREEN */
|
||||||
|
PAD_CFG_GPO(GPP_F16, 1, DEEP),
|
||||||
|
/* F17 : WWAN_RF_DISABLE_ODL ==> EC_IN_RW_OD */
|
||||||
|
PAD_CFG_GPI(GPP_F17, NONE, DEEP),
|
||||||
|
/* F18 : THC1_SPI2_INT# ==> EN_SPKR_PA */
|
||||||
|
PAD_CFG_GPO(GPP_F18, 1, DEEP),
|
||||||
|
|
||||||
|
/* H0 : GPPH0_BOOT_STRAP1 */
|
||||||
|
PAD_NC(GPP_H0, DN_20K),
|
||||||
|
/* H1 : GPPH1_BOOT_STRAP2 */
|
||||||
|
PAD_NC(GPP_H1, DN_20K),
|
||||||
|
/* H2 : GPPH2_BOOT_STRAP3 */
|
||||||
|
PAD_NC(GPP_H2, DN_20K),
|
||||||
|
/* H3 : SX_EXIT_HOLDOFF# ==> SD_PERST_L */
|
||||||
|
PAD_CFG_GPO(GPP_H3, 1, DEEP),
|
||||||
|
/* H10 : SRCCLKREQ4# ==> USB_C_MIX_RT_FORCE_PWR */
|
||||||
|
PAD_CFG_GPO(GPP_H10, 1, DEEP),
|
||||||
|
/* H13 : M2_SKT2_CFG1 # ==> SPKR_INT_L */
|
||||||
|
PAD_CFG_GPI(GPP_H13, NONE, DEEP),
|
||||||
|
/* H16 : DDPB_CTRLCLK ==> DDPB_HDMI_CTRLCLK */
|
||||||
|
PAD_CFG_NF(GPP_H16, NONE, DEEP, NF1),
|
||||||
|
/* H17 : DDPB_CTRLDATA ==> DDPB_HDMI_CTRLDATA */
|
||||||
|
PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1),
|
||||||
|
/* H19 : TIME_SYNC0 ==> USER_PRES_FP_ODL_R */
|
||||||
|
PAD_CFG_GPI(GPP_H19, NONE, DEEP),
|
||||||
|
|
||||||
|
/* R0 : HDA_BCLK ==> I2S0_HP_SCLK */
|
||||||
|
PAD_CFG_NF(GPP_R0, NONE, DEEP, NF2),
|
||||||
|
/* R1 : HDA_SYNC ==> I2S0_HP_SFRM */
|
||||||
|
PAD_CFG_NF(GPP_R1, NONE, DEEP, NF2),
|
||||||
|
/* R2 : HDA_SDO ==> I2S0_PCH_TX_HP_RX_STRAP */
|
||||||
|
PAD_CFG_NF(GPP_R2, DN_20K, DEEP, NF2),
|
||||||
|
/* R3 : HDA_SDIO ==> I2S0_PCH_RX_HP_TX */
|
||||||
|
PAD_CFG_NF(GPP_R3, NONE, DEEP, NF2),
|
||||||
|
/* R5 : HDA_SDI1 ==> HP_INT_L */
|
||||||
|
PAD_CFG_GPI_INT(GPP_R5, NONE, PLTRST, EDGE_BOTH),
|
||||||
|
|
||||||
|
/* S0 : SNDW0_CLK ==> SNDW0_HP_CLK */
|
||||||
|
PAD_CFG_NF(GPP_S0, NONE, DEEP, NF1),
|
||||||
|
/* S1 : SNDW0_DATA ==> SNDW0_HP_DATA */
|
||||||
|
PAD_CFG_NF(GPP_S1, NONE, DEEP, NF1),
|
||||||
|
/* S2 : SNDW1_CLK ==> SNDW1_SPKR_CLK */
|
||||||
|
PAD_CFG_NF(GPP_S2, NONE, DEEP, NF1),
|
||||||
|
/* S3 : SNDW1_DATA ==> SNDW1_SPKR_DATA */
|
||||||
|
PAD_CFG_NF(GPP_S3, NONE, DEEP, NF1),
|
||||||
|
/* S6 : SNDW3_CLK ==> DMIC_CLK0 */
|
||||||
|
PAD_CFG_NF(GPP_S6, NONE, DEEP, NF2),
|
||||||
|
/* S7 : SNDW3_DATA ==> DMIC_DATA0 */
|
||||||
|
PAD_CFG_NF(GPP_S7, NONE, DEEP, NF2),
|
||||||
|
|
||||||
|
/* GPD6: SLP_A# ==> NC */
|
||||||
|
PAD_NC(GPD6, NONE),
|
||||||
|
/* GPD9: SLP_WLAN# ==> SLP_WLAN_L */
|
||||||
|
PAD_CFG_NF(GPD9, NONE, DEEP, NF1),
|
||||||
|
};
|
||||||
|
|
||||||
|
const struct pad_config *variant_override_gpio_table(size_t *num)
|
||||||
|
{
|
||||||
|
*num = ARRAY_SIZE(override_gpio_table);
|
||||||
|
return override_gpio_table;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Early pad configuration in bootblock */
|
||||||
|
static const struct pad_config early_gpio_table[] = {
|
||||||
|
/* A12 : SATAXPCIE1 ==> M2_SSD_PEDET */
|
||||||
|
PAD_CFG_NF(GPP_A12, NONE, DEEP, NF1),
|
||||||
|
/* A17 : DDSP_HPDC ==> MEM_CH_SEL */
|
||||||
|
PAD_CFG_GPI(GPP_A17, NONE, DEEP),
|
||||||
|
|
||||||
|
/* B11 : PMCALERT# ==> PCH_WP_OD */
|
||||||
|
PAD_CFG_GPI_GPIO_DRIVER(GPP_B11, NONE, DEEP),
|
||||||
|
/* B15 : GSPI0_CS0# ==> PCH_GSPI0_H1_TPM_CS_L */
|
||||||
|
PAD_CFG_NF(GPP_B15, NONE, DEEP, NF1),
|
||||||
|
/* B16 : GSPI0_CLK ==> PCH_GSPI0_H1_TPM_CLK */
|
||||||
|
PAD_CFG_NF(GPP_B16, NONE, DEEP, NF1),
|
||||||
|
/* B17 : GSPI0_MISO ==> PCH_GSPI0_H1_TPM_MISO */
|
||||||
|
PAD_CFG_NF(GPP_B17, NONE, DEEP, NF1),
|
||||||
|
/* B18 : GSPI0_MOSI ==> PCH_GSPI0_H1_TPM_MOSI_STRAP */
|
||||||
|
PAD_CFG_NF(GPP_B18, DN_20K, DEEP, NF1),
|
||||||
|
|
||||||
|
/* C0 : SMBCLK ==> EN_PP3300_WLAN */
|
||||||
|
PAD_CFG_GPO(GPP_C0, 1, DEEP),
|
||||||
|
/* C21 : UART2_TXD ==> H1_PCH_INT_ODL */
|
||||||
|
PAD_CFG_GPI_APIC(GPP_C21, NONE, PLTRST, LEVEL, INVERT),
|
||||||
|
/* C22 : UART2_RTS# ==> PCH_FPMCU_BOOT0 */
|
||||||
|
PAD_CFG_GPO(GPP_C22, 0, DEEP),
|
||||||
|
|
||||||
|
/* D16 : ISH_UART0_CTS# ==> EN_PP3300_SD */
|
||||||
|
PAD_CFG_GPO(GPP_D16, 1, DEEP),
|
||||||
|
|
||||||
|
/* E12 : SPI1_MISO_IO1 ==> PEN_ALERT_ODL */
|
||||||
|
PAD_CFG_GPI(GPP_E12, NONE, DEEP),
|
||||||
|
};
|
||||||
|
|
||||||
|
const struct pad_config *variant_early_gpio_table(size_t *num)
|
||||||
|
{
|
||||||
|
*num = ARRAY_SIZE(early_gpio_table);
|
||||||
|
return early_gpio_table;
|
||||||
|
}
|
||||||
@@ -5,11 +5,8 @@
|
|||||||
|
|
||||||
#include <baseboard/gpio.h>
|
#include <baseboard/gpio.h>
|
||||||
|
|
||||||
/* Memory configuration board straps */
|
#undef GPIO_EC_IN_RW
|
||||||
/* Copied from baseboard and may need to change for the new variant. */
|
/* EC in RW */
|
||||||
#define GPIO_MEM_CONFIG_0 GPP_C12
|
#define GPIO_EC_IN_RW GPP_F17
|
||||||
#define GPIO_MEM_CONFIG_1 GPP_C15
|
|
||||||
#define GPIO_MEM_CONFIG_2 GPP_C14
|
|
||||||
#define GPIO_MEM_CONFIG_3 GPP_D15
|
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|||||||
@@ -1,6 +1,163 @@
|
|||||||
chip soc/intel/tigerlake
|
chip soc/intel/tigerlake
|
||||||
|
# BitMask where bits [3:0] are Controller 0 Channel [3:0] and
|
||||||
|
# bits [7:4] are Controller 1 Channel [3:0].
|
||||||
|
# Enable Command Mirroring for controller 0 channel 0 and 1,
|
||||||
|
# and controller 1 channel 0 and 1.
|
||||||
|
register "CmdMirror" = "0x00000033"
|
||||||
|
|
||||||
|
# Disable SRCCLKREQ1# and SRCCLKREQ3#
|
||||||
|
register "PcieClkSrcUsage[1]" = "PCIE_CLK_NOTUSED"
|
||||||
|
register "PcieClkSrcUsage[3]" = "PCIE_CLK_NOTUSED"
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
|
device ref i2c0 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""10EC5682""
|
||||||
|
register "name" = ""RT58""
|
||||||
|
register "desc" = ""Headset Codec""
|
||||||
|
register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH(GPP_R5)"
|
||||||
|
# Set the jd_src to RT5668_JD1 for jack detection
|
||||||
|
register "property_count" = "1"
|
||||||
|
register "property_list[0].type" = "ACPI_DP_TYPE_INTEGER"
|
||||||
|
register "property_list[0].name" = ""realtek,jd-src""
|
||||||
|
register "property_list[0].integer" = "1"
|
||||||
|
device i2c 1a on
|
||||||
|
end
|
||||||
|
end
|
||||||
|
chip drivers/i2c/max98373
|
||||||
|
register "vmon_slot_no" = "0"
|
||||||
|
register "imon_slot_no" = "1"
|
||||||
|
register "uid" = "0"
|
||||||
|
register "desc" = ""Right Speaker Amp""
|
||||||
|
register "name" = ""MAXR""
|
||||||
|
device i2c 31 on
|
||||||
|
probe AUDIO MAX98373_ALC5682I_I2S_UP4
|
||||||
|
end
|
||||||
|
end
|
||||||
|
chip drivers/i2c/max98373
|
||||||
|
register "vmon_slot_no" = "2"
|
||||||
|
register "imon_slot_no" = "3"
|
||||||
|
register "uid" = "1"
|
||||||
|
register "desc" = ""Left Speaker Amp""
|
||||||
|
register "name" = ""MAXL""
|
||||||
|
device i2c 32 on
|
||||||
|
probe AUDIO MAX98373_ALC5682I_I2S_UP4
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref i2c1 on
|
||||||
|
chip drivers/i2c/hid
|
||||||
|
register "generic.hid" = ""ELAN9004""
|
||||||
|
register "generic.desc" = ""ELAN Touchscreen""
|
||||||
|
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_E7_IRQ)"
|
||||||
|
register "generic.probed" = "1"
|
||||||
|
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C10)"
|
||||||
|
register "generic.reset_delay_ms" = "20"
|
||||||
|
register "generic.reset_off_delay_ms" = "2"
|
||||||
|
register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_F16)"
|
||||||
|
register "generic.enable_delay_ms" = "10"
|
||||||
|
register "generic.stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_E3)"
|
||||||
|
register "generic.stop_delay_ms" = "300"
|
||||||
|
register "generic.has_power_resource" = "1"
|
||||||
|
register "generic.disable_gpio_export_in_crs" = "1"
|
||||||
|
register "hid_desc_reg_offset" = "0x01"
|
||||||
|
device i2c 10 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref i2c5 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""ELAN0000""
|
||||||
|
register "desc" = ""ELAN Touchpad""
|
||||||
|
register "irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_E15_IRQ)"
|
||||||
|
register "wake" = "GPE0_DW2_15"
|
||||||
|
register "probed" = "1"
|
||||||
|
device i2c 15 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pch_espi on
|
||||||
|
chip ec/google/chromeec
|
||||||
|
use conn0 as mux_conn[0]
|
||||||
|
use conn1 as mux_conn[1]
|
||||||
|
device pnp 0c09.0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pmc hidden
|
||||||
|
# The pmc_mux chip driver is a placeholder for the
|
||||||
|
# PMC.MUX device in the ACPI hierarchy.
|
||||||
|
chip drivers/intel/pmc_mux
|
||||||
|
device generic 0 on
|
||||||
|
chip drivers/intel/pmc_mux/conn
|
||||||
|
register "usb2_port_number" = "5"
|
||||||
|
register "usb3_port_number" = "1"
|
||||||
|
# SBU is fixed, HSL follows CC
|
||||||
|
register "sbu_orientation" = "TYPEC_ORIENTATION_NORMAL"
|
||||||
|
device generic 0 alias conn0 on end
|
||||||
|
end
|
||||||
|
chip drivers/intel/pmc_mux/conn
|
||||||
|
register "usb2_port_number" = "3"
|
||||||
|
register "usb3_port_number" = "2"
|
||||||
|
# SBU is fixed, HSL follows CC
|
||||||
|
register "sbu_orientation" = "TYPEC_ORIENTATION_NORMAL"
|
||||||
|
device generic 1 alias conn1 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref north_xhci on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
device ref tcss_root_hub on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-C Port C0 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(3, 2)"
|
||||||
|
device ref tcss_usb3_port1 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-C Port C1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(2, 2)"
|
||||||
|
device ref tcss_usb3_port2 on
|
||||||
|
probe DB_USB USB3_ACTIVE
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref south_xhci on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
device ref xhci_root_hub on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Port A1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 1)"
|
||||||
|
device ref usb2_port2 on
|
||||||
|
probe DB_USB USB3_ACTIVE
|
||||||
|
end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-C Port C1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(2, 1)"
|
||||||
|
device ref usb2_port3 on
|
||||||
|
probe DB_USB USB3_ACTIVE
|
||||||
|
end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-C Port C0 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(3, 1)"
|
||||||
|
device ref usb2_port5 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Port A1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "group" = "ACPI_PLD_GROUP(1, 2)"
|
||||||
|
device ref usb3_port2 on
|
||||||
|
probe DB_USB USB3_ACTIVE
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
end
|
end
|
||||||
|
|
||||||
end
|
end
|
||||||
|
|||||||
Reference in New Issue
Block a user