sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Makefile.mk: Also add -libs to bootblock when !SEPARATE_ROMSTAGE

Browse Source 
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Change-Id: I18bf67cae7af90a92a030e552af6dc6b134a8357
Reviewed-on: https://review.coreboot.org/c/coreboot/+/79575
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Martin L Roth <gaumless@gmail.com>
This commit is contained in:
Arthur Heymans
2023-12-15 14:31:49 +01:00
committed by Lean Sheng Tan
parent 37a2fb5353
commit d3d62d4af9
2 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
Makefile.mk
View File

@@ -1307,6 +1307,7 @@ $(CONFIG_CBFS_PREFIX)/romstage-options += $(TXTIBB)
endif endif
else # CONFIG_SEPARATE_ROMSTAGE else # CONFIG_SEPARATE_ROMSTAGE
postinclude-hooks += $$(eval bootblock-srcs += $$(romstage-srcs)) postinclude-hooks += $$(eval bootblock-srcs += $$(romstage-srcs))
postinclude-hooks += $$(eval bootblock-libs += $$(romstage-libs))
endif endif
cbfs-files-$(CONFIG_HAVE_RAMSTAGE) += $(CONFIG_CBFS_PREFIX)/ramstage cbfs-files-$(CONFIG_HAVE_RAMSTAGE) += $(CONFIG_CBFS_PREFIX)/ramstage

1
src/vendorcode/amd/pi/Makefile.mk
View File

@@ -160,7 +160,6 @@ $(agesa_output_path)/libagesa.a: $(call src-to-obj,libagesa,$(agesa_src_files))
@printf " AGESA $(subst $(obj)/,,$(@))\n" @printf " AGESA $(subst $(obj)/,,$(@))\n"
$(AR_libagesa) rcsDT $@ $+ $(AR_libagesa) rcsDT $@ $+
bootblock-libs += $(agesa_output_path)/libagesa.a
romstage-libs += $(agesa_output_path)/libagesa.a romstage-libs += $(agesa_output_path)/libagesa.a
ramstage-libs += $(agesa_output_path)/libagesa.a ramstage-libs += $(agesa_output_path)/libagesa.a