google/rush: Add BCT support in mainboard rush
Changes might be required for .bct files as we get to know more. Pulling in files from mainboard nyan for now BUG=None BRANCH=None TEST=Compiles successfully for rush Change-Id: Iaf81a384af0469c77940cf7309ba68018110b5eb Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://chromium-review.googlesource.com/203144 Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Commit-Queue: Aaron Durbin <adurbin@chromium.org> (cherry picked from commit d3633f8cf8c01a07b54ceef2dd7bf7a64afd7c76) Signed-off-by: Marc Jones <marc.jones@se-eng.com> Reviewed-on: http://review.coreboot.org/8412 Reviewed-by: Aaron Durbin <adurbin@google.com>
This commit is contained in:
committed by
Marc Jones
parent
ba118cc3a9
commit
d6ba1541ec
@@ -36,4 +36,22 @@ config DRAM_SIZE_MB
|
|||||||
int
|
int
|
||||||
default 2048
|
default 2048
|
||||||
|
|
||||||
|
choice
|
||||||
|
prompt "BCT boot media"
|
||||||
|
default RUSH_BCT_CFG_SPI
|
||||||
|
help
|
||||||
|
Which boot media to configure the BCT for.
|
||||||
|
|
||||||
|
config RUSH_BCT_CFG_SPI
|
||||||
|
bool "SPI"
|
||||||
|
help
|
||||||
|
Configure the BCT for booting from SPI.
|
||||||
|
|
||||||
|
config RUSH_BCT_CFG_EMMC
|
||||||
|
bool "eMMC"
|
||||||
|
help
|
||||||
|
Configure the BCT for booting from eMMC.
|
||||||
|
|
||||||
|
endchoice
|
||||||
|
|
||||||
endif # BOARD_GOOGLE_RUSH
|
endif # BOARD_GOOGLE_RUSH
|
||||||
|
@@ -17,6 +17,16 @@
|
|||||||
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||||
##
|
##
|
||||||
|
|
||||||
|
# Add a handler for BCT config files
|
||||||
|
$(call add-special-class,bct-cfg)
|
||||||
|
bct-cfg-handler= $(eval $(obj)/generated/bct.cfg: $(1)$(2))
|
||||||
|
|
||||||
|
$(obj)/generated/bct.cfg:
|
||||||
|
@printf " CAT $(subst $(obj)/,,$(@))\n"
|
||||||
|
cat $^ > $@
|
||||||
|
|
||||||
|
subdirs-y += bct
|
||||||
|
|
||||||
romstage-y += romstage.c
|
romstage-y += romstage.c
|
||||||
|
|
||||||
ramstage-y += mainboard.c
|
ramstage-y += mainboard.c
|
27
src/mainboard/google/rush/bct/Makefile.inc
Normal file
27
src/mainboard/google/rush/bct/Makefile.inc
Normal file
@@ -0,0 +1,27 @@
|
|||||||
|
##
|
||||||
|
## This file is part of the coreboot project.
|
||||||
|
##
|
||||||
|
## Copyright 2013 Google Inc.
|
||||||
|
##
|
||||||
|
## This program is free software; you can redistribute it and/or modify
|
||||||
|
## it under the terms of the GNU General Public License as published by
|
||||||
|
## the Free Software Foundation; version 2 of the License.
|
||||||
|
##
|
||||||
|
## This program is distributed in the hope that it will be useful,
|
||||||
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
## GNU General Public License for more details.
|
||||||
|
##
|
||||||
|
## You should have received a copy of the GNU General Public License
|
||||||
|
## along with this program; if not, write to the Free Software
|
||||||
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||||
|
##
|
||||||
|
|
||||||
|
bct-cfg-$(CONFIG_RUSH_BCT_CFG_EMMC) += emmc.cfg
|
||||||
|
bct-cfg-$(CONFIG_RUSH_BCT_CFG_SPI) += spi.cfg
|
||||||
|
bct-cfg-y += odmdata.cfg
|
||||||
|
bct-cfg-y += jtag.cfg
|
||||||
|
|
||||||
|
# Note when SDRAM config (sdram-*.cfg) files are changed, we have to regenerate
|
||||||
|
# the include files (sdram-*.inc) by running "./cfg2inc.sh sdram-*.cfg".
|
||||||
|
# TODO(hungte) Change cfg2inc.sh to NVIDIA's official tool in cbootimage.
|
34
src/mainboard/google/rush/bct/cfg2inc.sh
Executable file
34
src/mainboard/google/rush/bct/cfg2inc.sh
Executable file
@@ -0,0 +1,34 @@
|
|||||||
|
#!/bin/sh
|
||||||
|
#
|
||||||
|
# This file is part of the coreboot project.
|
||||||
|
#
|
||||||
|
# Copyright 2014 Google Inc.
|
||||||
|
#
|
||||||
|
# This program is free software; you can redistribute it and/or modify
|
||||||
|
# it under the terms of the GNU General Public License as published by
|
||||||
|
# the Free Software Foundation; version 2 of the License.
|
||||||
|
#
|
||||||
|
# This program is distributed in the hope that it will be useful,
|
||||||
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
# GNU General Public License for more details.
|
||||||
|
#
|
||||||
|
# You should have received a copy of the GNU General Public License
|
||||||
|
# along with this program; if not, write to the Free Software
|
||||||
|
# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||||
|
|
||||||
|
bct_cfg2inc() {
|
||||||
|
local in_file="$1"
|
||||||
|
local out_file="$2"
|
||||||
|
echo "{ /* generated from ${in_file}; do not edit. */" >"${out_file}"
|
||||||
|
# Note currently we can only handle DDR3 type memory, even in C
|
||||||
|
# implementation.
|
||||||
|
sed "/^#.*$/d; s/^SDRAM.0./ /; s/\r$//; s/;$/,/;" \
|
||||||
|
"${in_file}" >> "${out_file}"
|
||||||
|
echo "}," >>"${out_file}"
|
||||||
|
}
|
||||||
|
|
||||||
|
for file in $@; do
|
||||||
|
echo "Generating $file => ${file%cfg}inc..."
|
||||||
|
bct_cfg2inc "${file}" "${file%cfg}inc"
|
||||||
|
done
|
13
src/mainboard/google/rush/bct/emmc.cfg
Normal file
13
src/mainboard/google/rush/bct/emmc.cfg
Normal file
@@ -0,0 +1,13 @@
|
|||||||
|
# Copyright (c) 2013 The Chromium OS Authors. All rights reserved.
|
||||||
|
# Distributed under the terms of the GNU General Public License v2
|
||||||
|
|
||||||
|
Version = 0x00350001;
|
||||||
|
BlockSize = 0x00004000;
|
||||||
|
PageSize = 0x00000200;
|
||||||
|
PartitionSize = 0x01000000;
|
||||||
|
|
||||||
|
DevType[0] = NvBootDevType_Sdmmc;
|
||||||
|
DeviceParam[0].SdmmcParams.ClockDivider = 0x00000009;
|
||||||
|
DeviceParam[0].SdmmcParams.DataWidth = NvBootSdmmcDataWidth_8Bit;
|
||||||
|
DeviceParam[0].SdmmcParams.MaxPowerClassSupported = 0x00000000;
|
||||||
|
DeviceParam[0].SdmmcParams.MultiPageSupport = 0x00000000;
|
16
src/mainboard/google/rush/bct/jtag.cfg
Normal file
16
src/mainboard/google/rush/bct/jtag.cfg
Normal file
@@ -0,0 +1,16 @@
|
|||||||
|
#
|
||||||
|
# Set JtagCtrl to 1 to reenable Jtag
|
||||||
|
#
|
||||||
|
JtagCtrl = 0;
|
||||||
|
#
|
||||||
|
# Fill in chip unique id
|
||||||
|
#
|
||||||
|
# ChipUid can be found by running tegrarcm in tegra recovery mode
|
||||||
|
# (also hooking up A-A USB cable) and looking for console output
|
||||||
|
# on line starting with "Chip UID:"
|
||||||
|
#
|
||||||
|
# Command example:
|
||||||
|
# $ sudo tegrarcm --bct=/build/nyan/firmware/bct/board.bct --bootloader=/build/nyan/firmware/u-boot.bin --loadaddr=0x80108000
|
||||||
|
# Where board.bct and u-boot.bin do not have to be prebuilt.
|
||||||
|
#
|
||||||
|
ChipUid = 0x00000000000000000000000000000000;
|
1
src/mainboard/google/rush/bct/odmdata.cfg
Normal file
1
src/mainboard/google/rush/bct/odmdata.cfg
Normal file
@@ -0,0 +1 @@
|
|||||||
|
OdmData = 0x80080000;
|
311
src/mainboard/google/rush/bct/sdram-hynix-2GB-792.inc
Normal file
311
src/mainboard/google/rush/bct/sdram-hynix-2GB-792.inc
Normal file
@@ -0,0 +1,311 @@
|
|||||||
|
{ /* generated from sdram-0001-792-2GB.cfg; do not edit. */
|
||||||
|
.MemoryType = NvBootMemoryType_Ddr3,
|
||||||
|
.PllMInputDivider = 0x00000001,
|
||||||
|
.PllMFeedbackDivider = 0x00000042,
|
||||||
|
.PllMStableTime = 0x0000012c,
|
||||||
|
.PllMSetupControl = 0x00000000,
|
||||||
|
.PllMSelectDiv2 = 0x00000000,
|
||||||
|
.PllMPDLshiftPh45 = 0x00000001,
|
||||||
|
.PllMPDLshiftPh90 = 0x00000001,
|
||||||
|
.PllMPDLshiftPh135 = 0x00000001,
|
||||||
|
.PllMKCP = 0x00000000,
|
||||||
|
.PllMKVCO = 0x00000000,
|
||||||
|
.EmcBctSpare0 = 0x00000000,
|
||||||
|
.EmcBctSpare1 = 0x00000000,
|
||||||
|
.EmcBctSpare2 = 0x00000000,
|
||||||
|
.EmcBctSpare3 = 0x00000000,
|
||||||
|
.EmcBctSpare4 = 0x00000000,
|
||||||
|
.EmcBctSpare5 = 0x00000000,
|
||||||
|
.EmcBctSpare6 = 0x00000000,
|
||||||
|
.EmcBctSpare7 = 0x00000000,
|
||||||
|
.EmcBctSpare8 = 0x00000000,
|
||||||
|
.EmcBctSpare9 = 0x00000000,
|
||||||
|
.EmcBctSpare10 = 0x00000000,
|
||||||
|
.EmcBctSpare11 = 0x00000000,
|
||||||
|
.EmcClockSource = 0x80000000,
|
||||||
|
.EmcAutoCalInterval = 0x001fffff,
|
||||||
|
.EmcAutoCalConfig = 0xa1430000,
|
||||||
|
.EmcAutoCalConfig2 = 0x00000000,
|
||||||
|
.EmcAutoCalConfig3 = 0x00000000,
|
||||||
|
.EmcAutoCalWait = 0x00000190,
|
||||||
|
.EmcAdrCfg = 0x00000000,
|
||||||
|
.EmcPinProgramWait = 0x00000001,
|
||||||
|
.EmcPinExtraWait = 0x00000000,
|
||||||
|
.EmcTimingControlWait = 0x00000000,
|
||||||
|
.EmcRc = 0x00000025,
|
||||||
|
.EmcRfc = 0x000000cd,
|
||||||
|
.EmcRfcSlr = 0x00000000,
|
||||||
|
.EmcRas = 0x00000019,
|
||||||
|
.EmcRp = 0x0000000a,
|
||||||
|
.EmcR2r = 0x00000000,
|
||||||
|
.EmcW2w = 0x00000000,
|
||||||
|
.EmcR2w = 0x00000007,
|
||||||
|
.EmcW2r = 0x0000000d,
|
||||||
|
.EmcR2p = 0x00000004,
|
||||||
|
.EmcW2p = 0x00000013,
|
||||||
|
.EmcRdRcd = 0x0000000a,
|
||||||
|
.EmcWrRcd = 0x0000000a,
|
||||||
|
.EmcRrd = 0x00000003,
|
||||||
|
.EmcRext = 0x00000002,
|
||||||
|
.EmcWext = 0x00000000,
|
||||||
|
.EmcWdv = 0x00000006,
|
||||||
|
.EmcWdvMask = 0x00000006,
|
||||||
|
.EmcQUse = 0x0000000b,
|
||||||
|
.EmcQuseWidth = 0x00000002,
|
||||||
|
.EmcIbdly = 0x00000000,
|
||||||
|
.EmcEInput = 0x00000003,
|
||||||
|
.EmcEInputDuration = 0x0000000c,
|
||||||
|
.EmcPutermExtra = 0x00090000,
|
||||||
|
.EmcPutermWidth = 0x00000004,
|
||||||
|
.EmcPutermAdj = 0x00000000,
|
||||||
|
.EmcCdbCntl1 = 0x00000000,
|
||||||
|
.EmcCdbCntl2 = 0x00000000,
|
||||||
|
.EmcCdbCntl3 = 0x00000000,
|
||||||
|
.EmcQRst = 0x00000002,
|
||||||
|
.EmcQSafe = 0x00000011,
|
||||||
|
.EmcRdv = 0x00000017,
|
||||||
|
.EmcRdvMask = 0x00000019,
|
||||||
|
.EmcQpop = 0x0000000f,
|
||||||
|
.EmcCtt = 0x00000000,
|
||||||
|
.EmcCttDuration = 0x00000004,
|
||||||
|
.EmcRefresh = 0x000017eb,
|
||||||
|
.EmcBurstRefreshNum = 0x00000000,
|
||||||
|
.EmcPreRefreshReqCnt = 0x000005fa,
|
||||||
|
.EmcPdEx2Wr = 0x00000003,
|
||||||
|
.EmcPdEx2Rd = 0x00000003,
|
||||||
|
.EmcPChg2Pden = 0x00000001,
|
||||||
|
.EmcAct2Pden = 0x00000000,
|
||||||
|
.EmcAr2Pden = 0x000000c7,
|
||||||
|
.EmcRw2Pden = 0x00000018,
|
||||||
|
.EmcTxsr = 0x000000d7,
|
||||||
|
.EmcTxsrDll = 0x00000200,
|
||||||
|
.EmcTcke = 0x00000005,
|
||||||
|
.EmcTckesr = 0x00000006,
|
||||||
|
.EmcTpd = 0x00000005,
|
||||||
|
.EmcTfaw = 0x0000001d,
|
||||||
|
.EmcTrpab = 0x00000000,
|
||||||
|
.EmcTClkStable = 0x00000008,
|
||||||
|
.EmcTClkStop = 0x00000008,
|
||||||
|
.EmcTRefBw = 0x0000182c,
|
||||||
|
.EmcFbioCfg5 = 0x104ab898,
|
||||||
|
.EmcFbioCfg6 = 0x00000002,
|
||||||
|
.EmcFbioSpare = 0x00000000,
|
||||||
|
.EmcCfgRsv = 0xff00ff00,
|
||||||
|
.EmcMrs = 0x80001d71,
|
||||||
|
.EmcEmrs = 0x80100002,
|
||||||
|
.EmcEmrs2 = 0x80200018,
|
||||||
|
.EmcEmrs3 = 0x80300000,
|
||||||
|
.EmcMrw1 = 0x00000000,
|
||||||
|
.EmcMrw2 = 0x00000000,
|
||||||
|
.EmcMrw3 = 0x00000000,
|
||||||
|
.EmcMrw4 = 0x00000000,
|
||||||
|
.EmcMrwExtra = 0x00000000,
|
||||||
|
.EmcWarmBootMrwExtra = 0x00000000,
|
||||||
|
.EmcWarmBootExtraModeRegWriteEnable = 0x00000000,
|
||||||
|
.EmcExtraModeRegWriteEnable = 0x00000000,
|
||||||
|
.EmcMrwResetCommand = 0x00000000,
|
||||||
|
.EmcMrwResetNInitWait = 0x00000000,
|
||||||
|
.EmcMrsWaitCnt = 0x00f7000e,
|
||||||
|
.EmcMrsWaitCnt2 = 0x00f7000e,
|
||||||
|
.EmcCfg = 0x73300000,
|
||||||
|
.EmcCfg2 = 0x0000089d,
|
||||||
|
.EmcCfgPipe = 0x000040a0,
|
||||||
|
.EmcDbg = 0x01000c00,
|
||||||
|
.EmcCmdQ = 0x10004408,
|
||||||
|
.EmcMc2EmcQ = 0x06000404,
|
||||||
|
.EmcDynSelfRefControl = 0x80003025,
|
||||||
|
.AhbArbitrationXbarCtrlMemInitDone = 0x00000001,
|
||||||
|
.EmcCfgDigDll = 0xe00701b1,
|
||||||
|
.EmcCfgDigDllPeriod = 0x00008000,
|
||||||
|
.EmcDevSelect = 0x00000002,
|
||||||
|
.EmcSelDpdCtrl = 0x00040000,
|
||||||
|
.EmcDllXformDqs0 = 0x00000008,
|
||||||
|
.EmcDllXformDqs1 = 0x00000008,
|
||||||
|
.EmcDllXformDqs2 = 0x00000008,
|
||||||
|
.EmcDllXformDqs3 = 0x00000008,
|
||||||
|
.EmcDllXformDqs4 = 0x00000008,
|
||||||
|
.EmcDllXformDqs5 = 0x00000008,
|
||||||
|
.EmcDllXformDqs6 = 0x00000008,
|
||||||
|
.EmcDllXformDqs7 = 0x00000008,
|
||||||
|
.EmcDllXformDqs8 = 0x00000008,
|
||||||
|
.EmcDllXformDqs9 = 0x00000008,
|
||||||
|
.EmcDllXformDqs10 = 0x00000008,
|
||||||
|
.EmcDllXformDqs11 = 0x00000008,
|
||||||
|
.EmcDllXformDqs12 = 0x00000008,
|
||||||
|
.EmcDllXformDqs13 = 0x00000008,
|
||||||
|
.EmcDllXformDqs14 = 0x00000008,
|
||||||
|
.EmcDllXformDqs15 = 0x00000008,
|
||||||
|
.EmcDllXformQUse0 = 0x00000000,
|
||||||
|
.EmcDllXformQUse1 = 0x00000000,
|
||||||
|
.EmcDllXformQUse2 = 0x00000000,
|
||||||
|
.EmcDllXformQUse3 = 0x00000000,
|
||||||
|
.EmcDllXformQUse4 = 0x00000000,
|
||||||
|
.EmcDllXformQUse5 = 0x00000000,
|
||||||
|
.EmcDllXformQUse6 = 0x00000000,
|
||||||
|
.EmcDllXformQUse7 = 0x00000000,
|
||||||
|
.EmcDllXformAddr0 = 0x0000000e,
|
||||||
|
.EmcDllXformAddr1 = 0x0000000e,
|
||||||
|
.EmcDllXformAddr2 = 0x00000000,
|
||||||
|
.EmcDllXformAddr3 = 0x0000000e,
|
||||||
|
.EmcDllXformAddr4 = 0x00000000,
|
||||||
|
.EmcDllXformAddr5 = 0x00000000,
|
||||||
|
.EmcDllXformQUse8 = 0x00000000,
|
||||||
|
.EmcDllXformQUse9 = 0x00000000,
|
||||||
|
.EmcDllXformQUse10 = 0x00000000,
|
||||||
|
.EmcDllXformQUse11 = 0x00000000,
|
||||||
|
.EmcDllXformQUse12 = 0x00000000,
|
||||||
|
.EmcDllXformQUse13 = 0x00000000,
|
||||||
|
.EmcDllXformQUse14 = 0x00000000,
|
||||||
|
.EmcDllXformQUse15 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs0 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs1 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs2 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs3 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs4 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs5 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs6 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs7 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs8 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs9 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs10 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs11 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs12 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs13 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs14 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs15 = 0x00000000,
|
||||||
|
.EmcDllXformDq0 = 0x0000000b,
|
||||||
|
.EmcDllXformDq1 = 0x0000000b,
|
||||||
|
.EmcDllXformDq2 = 0x0000000b,
|
||||||
|
.EmcDllXformDq3 = 0x0000000b,
|
||||||
|
.EmcDllXformDq4 = 0x0000000b,
|
||||||
|
.EmcDllXformDq5 = 0x0000000b,
|
||||||
|
.EmcDllXformDq6 = 0x0000000b,
|
||||||
|
.EmcDllXformDq7 = 0x0000000b,
|
||||||
|
.WarmBootWait = 0x00000002,
|
||||||
|
.EmcCttTermCtrl = 0x00000802,
|
||||||
|
.EmcOdtWrite = 0x00000000,
|
||||||
|
.EmcOdtRead = 0x00000000,
|
||||||
|
.EmcZcalInterval = 0x00020000,
|
||||||
|
.EmcZcalWaitCnt = 0x00000042,
|
||||||
|
.EmcZcalMrwCmd = 0x80000000,
|
||||||
|
.EmcMrsResetDll = 0x00000000,
|
||||||
|
.EmcZcalInitDev0 = 0x80000011,
|
||||||
|
.EmcZcalInitDev1 = 0x00000000,
|
||||||
|
.EmcZcalInitWait = 0x00000001,
|
||||||
|
.EmcZcalWarmColdBootEnables = 0x00000003,
|
||||||
|
.EmcMrwLpddr2ZcalWarmBoot = 0x040a00ab,
|
||||||
|
.EmcZqCalDdr3WarmBoot = 0x00000000,
|
||||||
|
.EmcZcalWarmBootWait = 0x00000001,
|
||||||
|
.EmcMrsWarmBootEnable = 0x00000001,
|
||||||
|
.EmcMrsResetDllWait = 0x00000000,
|
||||||
|
.EmcMrsExtra = 0x80001d71,
|
||||||
|
.EmcWarmBootMrsExtra = 0x80100002,
|
||||||
|
.EmcEmrsDdr2DllEnable = 0x00000000,
|
||||||
|
.EmcMrsDdr2DllReset = 0x00000000,
|
||||||
|
.EmcEmrsDdr2OcdCalib = 0x00000000,
|
||||||
|
.EmcDdr2Wait = 0x00000000,
|
||||||
|
.EmcClkenOverride = 0x00000000,
|
||||||
|
.McDisExtraSnapLevels = 0x00000000,
|
||||||
|
.EmcExtraRefreshNum = 0x00000002,
|
||||||
|
.EmcClkenOverrideAllWarmBoot = 0x00000000,
|
||||||
|
.McClkenOverrideAllWarmBoot = 0x00000000,
|
||||||
|
.EmcCfgDigDllPeriodWarmBoot = 0x00000003,
|
||||||
|
.PmcVddpSel = 0x00000002,
|
||||||
|
.PmcVddpSelWait = 0x00000002,
|
||||||
|
.PmcDdrPwr = 0x00000003,
|
||||||
|
.PmcDdrCfg = 0x00002002,
|
||||||
|
.PmcIoDpd3Req = 0x4fff2f97,
|
||||||
|
.PmcIoDpd3ReqWait = 0x00000000,
|
||||||
|
.PmcRegShort = 0x00000000,
|
||||||
|
.PmcNoIoPower = 0x00000000,
|
||||||
|
.PmcPorDpdCtrlWait = 0x00000000,
|
||||||
|
.EmcXm2CmdPadCtrl = 0x100002a0,
|
||||||
|
.EmcXm2CmdPadCtrl2 = 0x770c0000,
|
||||||
|
.EmcXm2CmdPadCtrl3 = 0x050c0000,
|
||||||
|
.EmcXm2CmdPadCtrl4 = 0x00000000,
|
||||||
|
.EmcXm2CmdPadCtrl5 = 0x00111111,
|
||||||
|
.EmcXm2DqsPadCtrl = 0x770c1414,
|
||||||
|
.EmcXm2DqsPadCtrl2 = 0x0020013d,
|
||||||
|
.EmcXm2DqsPadCtrl3 = 0x61861820,
|
||||||
|
.EmcXm2DqsPadCtrl4 = 0x00514514,
|
||||||
|
.EmcXm2DqsPadCtrl5 = 0x00514514,
|
||||||
|
.EmcXm2DqsPadCtrl6 = 0x61861800,
|
||||||
|
.EmcXm2DqPadCtrl = 0x770c2990,
|
||||||
|
.EmcXm2DqPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2DqPadCtrl3 = 0x00000000,
|
||||||
|
.EmcXm2ClkPadCtrl = 0x77ffc085,
|
||||||
|
.EmcXm2ClkPadCtrl2 = 0x00000707,
|
||||||
|
.EmcXm2CompPadCtrl = 0x81f1f108,
|
||||||
|
.EmcXm2VttGenPadCtrl = 0x07070004,
|
||||||
|
.EmcXm2VttGenPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2VttGenPadCtrl3 = 0x017fffff,
|
||||||
|
.EmcAcpdControl = 0x00000000,
|
||||||
|
.EmcSwizzleRank0ByteCfg = 0x00003120,
|
||||||
|
.EmcSwizzleRank0Byte0 = 0x25143067,
|
||||||
|
.EmcSwizzleRank0Byte1 = 0x45367102,
|
||||||
|
.EmcSwizzleRank0Byte2 = 0x47106253,
|
||||||
|
.EmcSwizzleRank0Byte3 = 0x04362175,
|
||||||
|
.EmcSwizzleRank1ByteCfg = 0x00003120,
|
||||||
|
.EmcSwizzleRank1Byte0 = 0x71546032,
|
||||||
|
.EmcSwizzleRank1Byte1 = 0x35104276,
|
||||||
|
.EmcSwizzleRank1Byte2 = 0x27043615,
|
||||||
|
.EmcSwizzleRank1Byte3 = 0x72306145,
|
||||||
|
.EmcDsrVttgenDrv = 0x0505003f,
|
||||||
|
.EmcTxdsrvttgen = 0x00000000,
|
||||||
|
.EmcBgbiasCtl0 = 0x00000000,
|
||||||
|
.McEmemAdrCfg = 0x00000000,
|
||||||
|
.McEmemAdrCfgDev0 = 0x00080303,
|
||||||
|
.McEmemAdrCfgDev1 = 0x00080303,
|
||||||
|
.McEmemAdrCfgBankMask0 = 0x00001248,
|
||||||
|
.McEmemAdrCfgBankMask1 = 0x00002490,
|
||||||
|
.McEmemAdrCfgBankMask2 = 0x00000920,
|
||||||
|
.McEmemAdrCfgBankSwizzle3 = 0x00000001,
|
||||||
|
.McEmemCfg = 0x00000800,
|
||||||
|
.McEmemArbCfg = 0x0e00000b,
|
||||||
|
.McEmemArbOutstandingReq = 0x80000040,
|
||||||
|
.McEmemArbTimingRcd = 0x00000004,
|
||||||
|
.McEmemArbTimingRp = 0x00000005,
|
||||||
|
.McEmemArbTimingRc = 0x00000013,
|
||||||
|
.McEmemArbTimingRas = 0x0000000c,
|
||||||
|
.McEmemArbTimingFaw = 0x0000000f,
|
||||||
|
.McEmemArbTimingRrd = 0x00000002,
|
||||||
|
.McEmemArbTimingRap2Pre = 0x00000003,
|
||||||
|
.McEmemArbTimingWap2Pre = 0x0000000c,
|
||||||
|
.McEmemArbTimingR2R = 0x00000002,
|
||||||
|
.McEmemArbTimingW2W = 0x00000002,
|
||||||
|
.McEmemArbTimingR2W = 0x00000005,
|
||||||
|
.McEmemArbTimingW2R = 0x00000008,
|
||||||
|
.McEmemArbDaTurns = 0x08050202,
|
||||||
|
.McEmemArbDaCovers = 0x00170e13,
|
||||||
|
.McEmemArbMisc0 = 0x736c2414,
|
||||||
|
.McEmemArbMisc1 = 0x70000f02,
|
||||||
|
.McEmemArbRing1Throttle = 0x001f0000,
|
||||||
|
.McEmemArbOverride = 0x10000000,
|
||||||
|
.McEmemArbOverride1 = 0x00000000,
|
||||||
|
.McEmemArbRsv = 0xff00ff00,
|
||||||
|
.McClkenOverride = 0x00000000,
|
||||||
|
.McStatControl = 0x00000000,
|
||||||
|
.McDisplaySnapRing = 0x00000003,
|
||||||
|
.McVideoProtectBom = 0xfff00000,
|
||||||
|
.McVideoProtectBomAdrHi = 0x00000000,
|
||||||
|
.McVideoProtectSizeMb = 0x00000000,
|
||||||
|
.McVideoProtectVprOverride = 0xe4bac743,
|
||||||
|
.McVideoProtectVprOverride1 = 0x00000013,
|
||||||
|
.McVideoProtectGpuOverride0 = 0x00000000,
|
||||||
|
.McVideoProtectGpuOverride1 = 0x00000000,
|
||||||
|
.McSecCarveoutBom = 0xfff00000,
|
||||||
|
.McSecCarveoutAdrHi = 0x00000000,
|
||||||
|
.McSecCarveoutSizeMb = 0x00000000,
|
||||||
|
.McVideoProtectWriteAccess = 0x00000000,
|
||||||
|
.McSecCarveoutProtectWriteAccess = 0x00000000,
|
||||||
|
.EmcCaTrainingEnable = 0x00000000,
|
||||||
|
.EmcCaTrainingTimingCntl1 = 0x1f7df7df,
|
||||||
|
.EmcCaTrainingTimingCntl2 = 0x0000001f,
|
||||||
|
.SwizzleRankByteEncode = 0x0000006f,
|
||||||
|
.BootRomPatchControl = 0x00000000,
|
||||||
|
.BootRomPatchData = 0x00000000,
|
||||||
|
.McMtsCarveoutBom = 0xfff00000,
|
||||||
|
.McMtsCarveoutAdrHi = 0x00000000,
|
||||||
|
.McMtsCarveoutSizeMb = 0x00000000,
|
||||||
|
.McMtsCarveoutRegCtrl = 0x00000000,
|
||||||
|
},
|
311
src/mainboard/google/rush/bct/sdram-hynix-2GB-924.inc
Normal file
311
src/mainboard/google/rush/bct/sdram-hynix-2GB-924.inc
Normal file
@@ -0,0 +1,311 @@
|
|||||||
|
{ /* generated from sdram-hynix-2GB-924.cfg; do not edit. */
|
||||||
|
.MemoryType = NvBootMemoryType_Ddr3,
|
||||||
|
.PllMInputDivider = 0x00000001,
|
||||||
|
.PllMFeedbackDivider = 0x0000004d,
|
||||||
|
.PllMStableTime = 0x0000012c,
|
||||||
|
.PllMSetupControl = 0x00000000,
|
||||||
|
.PllMSelectDiv2 = 0x00000000,
|
||||||
|
.PllMPDLshiftPh45 = 0x00000001,
|
||||||
|
.PllMPDLshiftPh90 = 0x00000001,
|
||||||
|
.PllMPDLshiftPh135 = 0x00000001,
|
||||||
|
.PllMKCP = 0x00000000,
|
||||||
|
.PllMKVCO = 0x00000000,
|
||||||
|
.EmcBctSpare0 = 0x00000000,
|
||||||
|
.EmcBctSpare1 = 0x00000000,
|
||||||
|
.EmcBctSpare2 = 0x00000000,
|
||||||
|
.EmcBctSpare3 = 0x00000000,
|
||||||
|
.EmcBctSpare4 = 0x00000000,
|
||||||
|
.EmcBctSpare5 = 0x00000000,
|
||||||
|
.EmcBctSpare6 = 0x00000000,
|
||||||
|
.EmcBctSpare7 = 0x00000000,
|
||||||
|
.EmcBctSpare8 = 0x00000000,
|
||||||
|
.EmcBctSpare9 = 0x00000000,
|
||||||
|
.EmcBctSpare10 = 0x00000000,
|
||||||
|
.EmcBctSpare11 = 0x00000000,
|
||||||
|
.EmcClockSource = 0x80000000,
|
||||||
|
.EmcAutoCalInterval = 0x001fffff,
|
||||||
|
.EmcAutoCalConfig = 0xa1430101,
|
||||||
|
.EmcAutoCalConfig2 = 0x00000000,
|
||||||
|
.EmcAutoCalConfig3 = 0x00000000,
|
||||||
|
.EmcAutoCalWait = 0x00000190,
|
||||||
|
.EmcAdrCfg = 0x00000000,
|
||||||
|
.EmcPinProgramWait = 0x00000001,
|
||||||
|
.EmcPinExtraWait = 0x00000000,
|
||||||
|
.EmcTimingControlWait = 0x00000000,
|
||||||
|
.EmcRc = 0x0000002b,
|
||||||
|
.EmcRfc = 0x000000f0,
|
||||||
|
.EmcRfcSlr = 0x00000000,
|
||||||
|
.EmcRas = 0x0000001e,
|
||||||
|
.EmcRp = 0x0000000b,
|
||||||
|
.EmcR2r = 0x00000000,
|
||||||
|
.EmcW2w = 0x00000000,
|
||||||
|
.EmcR2w = 0x0000000a,
|
||||||
|
.EmcW2r = 0x0000000f,
|
||||||
|
.EmcR2p = 0x00000005,
|
||||||
|
.EmcW2p = 0x00000016,
|
||||||
|
.EmcRdRcd = 0x0000000b,
|
||||||
|
.EmcWrRcd = 0x0000000b,
|
||||||
|
.EmcRrd = 0x00000004,
|
||||||
|
.EmcRext = 0x00000002,
|
||||||
|
.EmcWext = 0x00000000,
|
||||||
|
.EmcWdv = 0x00000007,
|
||||||
|
.EmcWdvMask = 0x00000007,
|
||||||
|
.EmcQUse = 0x0000000d,
|
||||||
|
.EmcQuseWidth = 0x00000002,
|
||||||
|
.EmcIbdly = 0x00000000,
|
||||||
|
.EmcEInput = 0x00000002,
|
||||||
|
.EmcEInputDuration = 0x0000000f,
|
||||||
|
.EmcPutermExtra = 0x000a0000,
|
||||||
|
.EmcPutermWidth = 0x00000004,
|
||||||
|
.EmcPutermAdj = 0x00000000,
|
||||||
|
.EmcCdbCntl1 = 0x00000000,
|
||||||
|
.EmcCdbCntl2 = 0x00000000,
|
||||||
|
.EmcCdbCntl3 = 0x00000000,
|
||||||
|
.EmcQRst = 0x00000001,
|
||||||
|
.EmcQSafe = 0x00000016,
|
||||||
|
.EmcRdv = 0x0000001a,
|
||||||
|
.EmcRdvMask = 0x0000001c,
|
||||||
|
.EmcQpop = 0x00000011,
|
||||||
|
.EmcCtt = 0x00000000,
|
||||||
|
.EmcCttDuration = 0x00000004,
|
||||||
|
.EmcRefresh = 0x00001be7,
|
||||||
|
.EmcBurstRefreshNum = 0x00000000,
|
||||||
|
.EmcPreRefreshReqCnt = 0x000006f9,
|
||||||
|
.EmcPdEx2Wr = 0x00000004,
|
||||||
|
.EmcPdEx2Rd = 0x00000015,
|
||||||
|
.EmcPChg2Pden = 0x00000001,
|
||||||
|
.EmcAct2Pden = 0x00000000,
|
||||||
|
.EmcAr2Pden = 0x000000e7,
|
||||||
|
.EmcRw2Pden = 0x0000001b,
|
||||||
|
.EmcTxsr = 0x000000fb,
|
||||||
|
.EmcTxsrDll = 0x00000200,
|
||||||
|
.EmcTcke = 0x00000006,
|
||||||
|
.EmcTckesr = 0x00000007,
|
||||||
|
.EmcTpd = 0x00000006,
|
||||||
|
.EmcTfaw = 0x00000022,
|
||||||
|
.EmcTrpab = 0x00000000,
|
||||||
|
.EmcTClkStable = 0x0000000a,
|
||||||
|
.EmcTClkStop = 0x0000000a,
|
||||||
|
.EmcTRefBw = 0x00001c28,
|
||||||
|
.EmcFbioCfg5 = 0x104ab898,
|
||||||
|
.EmcFbioCfg6 = 0x00000000,
|
||||||
|
.EmcFbioSpare = 0x00000000,
|
||||||
|
.EmcCfgRsv = 0xff00ff00,
|
||||||
|
.EmcMrs = 0x80000f15,
|
||||||
|
.EmcEmrs = 0x80100002,
|
||||||
|
.EmcEmrs2 = 0x80200020,
|
||||||
|
.EmcEmrs3 = 0x80300000,
|
||||||
|
.EmcMrw1 = 0x00000000,
|
||||||
|
.EmcMrw2 = 0x00000000,
|
||||||
|
.EmcMrw3 = 0x00000000,
|
||||||
|
.EmcMrw4 = 0x00000000,
|
||||||
|
.EmcMrwExtra = 0x00000000,
|
||||||
|
.EmcWarmBootMrwExtra = 0x00000000,
|
||||||
|
.EmcWarmBootExtraModeRegWriteEnable = 0x00000000,
|
||||||
|
.EmcExtraModeRegWriteEnable = 0x00000000,
|
||||||
|
.EmcMrwResetCommand = 0x00000000,
|
||||||
|
.EmcMrwResetNInitWait = 0x00000000,
|
||||||
|
.EmcMrsWaitCnt = 0x00cd000e,
|
||||||
|
.EmcMrsWaitCnt2 = 0x00cd000e,
|
||||||
|
.EmcCfg = 0x73300000,
|
||||||
|
.EmcCfg2 = 0x0000089d,
|
||||||
|
.EmcCfgPipe = 0x00004080,
|
||||||
|
.EmcDbg = 0x01000c00,
|
||||||
|
.EmcCmdQ = 0x10004408,
|
||||||
|
.EmcMc2EmcQ = 0x06000404,
|
||||||
|
.EmcDynSelfRefControl = 0x800037ea,
|
||||||
|
.AhbArbitrationXbarCtrlMemInitDone = 0x00000001,
|
||||||
|
.EmcCfgDigDll = 0xe00400b1,
|
||||||
|
.EmcCfgDigDllPeriod = 0x00008000,
|
||||||
|
.EmcDevSelect = 0x00000002,
|
||||||
|
.EmcSelDpdCtrl = 0x00040000,
|
||||||
|
.EmcDllXformDqs0 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs1 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs2 = 0x007f8008,
|
||||||
|
.EmcDllXformDqs3 = 0x007f8008,
|
||||||
|
.EmcDllXformDqs4 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs5 = 0x007f8008,
|
||||||
|
.EmcDllXformDqs6 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs7 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs8 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs9 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs10 = 0x007f8008,
|
||||||
|
.EmcDllXformDqs11 = 0x007f8008,
|
||||||
|
.EmcDllXformDqs12 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs13 = 0x007f8008,
|
||||||
|
.EmcDllXformDqs14 = 0x007fc005,
|
||||||
|
.EmcDllXformDqs15 = 0x007fc005,
|
||||||
|
.EmcDllXformQUse0 = 0x00000000,
|
||||||
|
.EmcDllXformQUse1 = 0x00000000,
|
||||||
|
.EmcDllXformQUse2 = 0x00000000,
|
||||||
|
.EmcDllXformQUse3 = 0x00000000,
|
||||||
|
.EmcDllXformQUse4 = 0x00000000,
|
||||||
|
.EmcDllXformQUse5 = 0x00000000,
|
||||||
|
.EmcDllXformQUse6 = 0x00000000,
|
||||||
|
.EmcDllXformQUse7 = 0x00000000,
|
||||||
|
.EmcDllXformAddr0 = 0x00018000,
|
||||||
|
.EmcDllXformAddr1 = 0x00018000,
|
||||||
|
.EmcDllXformAddr2 = 0x00000000,
|
||||||
|
.EmcDllXformAddr3 = 0x00018000,
|
||||||
|
.EmcDllXformAddr4 = 0x00018000,
|
||||||
|
.EmcDllXformAddr5 = 0x00000000,
|
||||||
|
.EmcDllXformQUse8 = 0x00000000,
|
||||||
|
.EmcDllXformQUse9 = 0x00000000,
|
||||||
|
.EmcDllXformQUse10 = 0x00000000,
|
||||||
|
.EmcDllXformQUse11 = 0x00000000,
|
||||||
|
.EmcDllXformQUse12 = 0x00000000,
|
||||||
|
.EmcDllXformQUse13 = 0x00000000,
|
||||||
|
.EmcDllXformQUse14 = 0x00000000,
|
||||||
|
.EmcDllXformQUse15 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs0 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs1 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs2 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs3 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs4 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs5 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs6 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs7 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs8 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs9 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs10 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs11 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs12 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs13 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs14 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs15 = 0x00000000,
|
||||||
|
.EmcDllXformDq0 = 0x00000007,
|
||||||
|
.EmcDllXformDq1 = 0x00000007,
|
||||||
|
.EmcDllXformDq2 = 0x00000007,
|
||||||
|
.EmcDllXformDq3 = 0x00000007,
|
||||||
|
.EmcDllXformDq4 = 0x00000007,
|
||||||
|
.EmcDllXformDq5 = 0x00000007,
|
||||||
|
.EmcDllXformDq6 = 0x00000007,
|
||||||
|
.EmcDllXformDq7 = 0x00000007,
|
||||||
|
.WarmBootWait = 0x00000002,
|
||||||
|
.EmcCttTermCtrl = 0x00000802,
|
||||||
|
.EmcOdtWrite = 0x00000000,
|
||||||
|
.EmcOdtRead = 0x00000000,
|
||||||
|
.EmcZcalInterval = 0x00020000,
|
||||||
|
.EmcZcalWaitCnt = 0x0000004c,
|
||||||
|
.EmcZcalMrwCmd = 0x80000000,
|
||||||
|
.EmcMrsResetDll = 0x00000000,
|
||||||
|
.EmcZcalInitDev0 = 0x80000011,
|
||||||
|
.EmcZcalInitDev1 = 0x00000000,
|
||||||
|
.EmcZcalInitWait = 0x00000001,
|
||||||
|
.EmcZcalWarmColdBootEnables = 0x00000003,
|
||||||
|
.EmcMrwLpddr2ZcalWarmBoot = 0x040a00ab,
|
||||||
|
.EmcZqCalDdr3WarmBoot = 0x00000000,
|
||||||
|
.EmcZcalWarmBootWait = 0x00000001,
|
||||||
|
.EmcMrsWarmBootEnable = 0x00000001,
|
||||||
|
.EmcMrsResetDllWait = 0x00000000,
|
||||||
|
.EmcMrsExtra = 0x80000f15,
|
||||||
|
.EmcWarmBootMrsExtra = 0x80100002,
|
||||||
|
.EmcEmrsDdr2DllEnable = 0x00000000,
|
||||||
|
.EmcMrsDdr2DllReset = 0x00000000,
|
||||||
|
.EmcEmrsDdr2OcdCalib = 0x00000000,
|
||||||
|
.EmcDdr2Wait = 0x00000000,
|
||||||
|
.EmcClkenOverride = 0x00000000,
|
||||||
|
.McDisExtraSnapLevels = 0x00000000,
|
||||||
|
.EmcExtraRefreshNum = 0x00000002,
|
||||||
|
.EmcClkenOverrideAllWarmBoot = 0x00000000,
|
||||||
|
.McClkenOverrideAllWarmBoot = 0x00000000,
|
||||||
|
.EmcCfgDigDllPeriodWarmBoot = 0x00000003,
|
||||||
|
.PmcVddpSel = 0x00000002,
|
||||||
|
.PmcVddpSelWait = 0x00000002,
|
||||||
|
.PmcDdrPwr = 0x00000003,
|
||||||
|
.PmcDdrCfg = 0x00002002,
|
||||||
|
.PmcIoDpd3Req = 0x4fff2f97,
|
||||||
|
.PmcIoDpd3ReqWait = 0x00000000,
|
||||||
|
.PmcRegShort = 0x00000000,
|
||||||
|
.PmcNoIoPower = 0x00000000,
|
||||||
|
.PmcPorDpdCtrlWait = 0x00000000,
|
||||||
|
.EmcXm2CmdPadCtrl = 0x100002a0,
|
||||||
|
.EmcXm2CmdPadCtrl2 = 0x770c0000,
|
||||||
|
.EmcXm2CmdPadCtrl3 = 0x050c0000,
|
||||||
|
.EmcXm2CmdPadCtrl4 = 0x00000000,
|
||||||
|
.EmcXm2CmdPadCtrl5 = 0x00111111,
|
||||||
|
.EmcXm2DqsPadCtrl = 0x770c1414,
|
||||||
|
.EmcXm2DqsPadCtrl2 = 0x0120113d,
|
||||||
|
.EmcXm2DqsPadCtrl3 = 0x5d569720,
|
||||||
|
.EmcXm2DqsPadCtrl4 = 0x00492492,
|
||||||
|
.EmcXm2DqsPadCtrl5 = 0x00552452,
|
||||||
|
.EmcXm2DqsPadCtrl6 = 0x61751800,
|
||||||
|
.EmcXm2DqPadCtrl = 0x770c2990,
|
||||||
|
.EmcXm2DqPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2DqPadCtrl3 = 0x00000000,
|
||||||
|
.EmcXm2ClkPadCtrl = 0x77ffc085,
|
||||||
|
.EmcXm2ClkPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2CompPadCtrl = 0x81f1f108,
|
||||||
|
.EmcXm2VttGenPadCtrl = 0x07070004,
|
||||||
|
.EmcXm2VttGenPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2VttGenPadCtrl3 = 0x016eeeee,
|
||||||
|
.EmcAcpdControl = 0x00000000,
|
||||||
|
.EmcSwizzleRank0ByteCfg = 0x00003120,
|
||||||
|
.EmcSwizzleRank0Byte0 = 0x25143067,
|
||||||
|
.EmcSwizzleRank0Byte1 = 0x45367102,
|
||||||
|
.EmcSwizzleRank0Byte2 = 0x47106253,
|
||||||
|
.EmcSwizzleRank0Byte3 = 0x04362175,
|
||||||
|
.EmcSwizzleRank1ByteCfg = 0x00003120,
|
||||||
|
.EmcSwizzleRank1Byte0 = 0x71546032,
|
||||||
|
.EmcSwizzleRank1Byte1 = 0x35104276,
|
||||||
|
.EmcSwizzleRank1Byte2 = 0x27043615,
|
||||||
|
.EmcSwizzleRank1Byte3 = 0x72306145,
|
||||||
|
.EmcDsrVttgenDrv = 0x0606003f,
|
||||||
|
.EmcTxdsrvttgen = 0x00000000,
|
||||||
|
.EmcBgbiasCtl0 = 0x00000000,
|
||||||
|
.McEmemAdrCfg = 0x00000000,
|
||||||
|
.McEmemAdrCfgDev0 = 0x00080303,
|
||||||
|
.McEmemAdrCfgDev1 = 0x00080303,
|
||||||
|
.McEmemAdrCfgBankMask0 = 0x00001248,
|
||||||
|
.McEmemAdrCfgBankMask1 = 0x00002490,
|
||||||
|
.McEmemAdrCfgBankMask2 = 0x00000920,
|
||||||
|
.McEmemAdrCfgBankSwizzle3 = 0x00000001,
|
||||||
|
.McEmemCfg = 0x00000800,
|
||||||
|
.McEmemArbCfg = 0x0e00000d,
|
||||||
|
.McEmemArbOutstandingReq = 0x80000040,
|
||||||
|
.McEmemArbTimingRcd = 0x00000005,
|
||||||
|
.McEmemArbTimingRp = 0x00000006,
|
||||||
|
.McEmemArbTimingRc = 0x00000016,
|
||||||
|
.McEmemArbTimingRas = 0x0000000e,
|
||||||
|
.McEmemArbTimingFaw = 0x00000011,
|
||||||
|
.McEmemArbTimingRrd = 0x00000002,
|
||||||
|
.McEmemArbTimingRap2Pre = 0x00000004,
|
||||||
|
.McEmemArbTimingWap2Pre = 0x0000000e,
|
||||||
|
.McEmemArbTimingR2R = 0x00000002,
|
||||||
|
.McEmemArbTimingW2W = 0x00000002,
|
||||||
|
.McEmemArbTimingR2W = 0x00000007,
|
||||||
|
.McEmemArbTimingW2R = 0x00000009,
|
||||||
|
.McEmemArbDaTurns = 0x09070202,
|
||||||
|
.McEmemArbDaCovers = 0x001a1016,
|
||||||
|
.McEmemArbMisc0 = 0x734e2a17,
|
||||||
|
.McEmemArbMisc1 = 0x70000f02,
|
||||||
|
.McEmemArbRing1Throttle = 0x001f0000,
|
||||||
|
.McEmemArbOverride = 0x10000000,
|
||||||
|
.McEmemArbOverride1 = 0x00000000,
|
||||||
|
.McEmemArbRsv = 0xff00ff00,
|
||||||
|
.McClkenOverride = 0x00000000,
|
||||||
|
.McStatControl = 0x00000000,
|
||||||
|
.McDisplaySnapRing = 0x00000003,
|
||||||
|
.McVideoProtectBom = 0xfff00000,
|
||||||
|
.McVideoProtectBomAdrHi = 0x00000000,
|
||||||
|
.McVideoProtectSizeMb = 0x00000000,
|
||||||
|
.McVideoProtectVprOverride = 0xe4bac743,
|
||||||
|
.McVideoProtectVprOverride1 = 0x00000013,
|
||||||
|
.McVideoProtectGpuOverride0 = 0x00000000,
|
||||||
|
.McVideoProtectGpuOverride1 = 0x00000000,
|
||||||
|
.McSecCarveoutBom = 0xfff00000,
|
||||||
|
.McSecCarveoutAdrHi = 0x00000000,
|
||||||
|
.McSecCarveoutSizeMb = 0x00000000,
|
||||||
|
.McVideoProtectWriteAccess = 0x00000000,
|
||||||
|
.McSecCarveoutProtectWriteAccess = 0x00000000,
|
||||||
|
.EmcCaTrainingEnable = 0x00000000,
|
||||||
|
.EmcCaTrainingTimingCntl1 = 0x1f7df7df,
|
||||||
|
.EmcCaTrainingTimingCntl2 = 0x0000001f,
|
||||||
|
.SwizzleRankByteEncode = 0x0000006f,
|
||||||
|
.BootRomPatchControl = 0x00000000,
|
||||||
|
.BootRomPatchData = 0x00000000,
|
||||||
|
.McMtsCarveoutBom = 0xfff00000,
|
||||||
|
.McMtsCarveoutAdrHi = 0x00000000,
|
||||||
|
.McMtsCarveoutSizeMb = 0x00000000,
|
||||||
|
.McMtsCarveoutRegCtrl = 0x00000000,
|
||||||
|
},
|
311
src/mainboard/google/rush/bct/sdram-hynix-4GB-300.inc
Normal file
311
src/mainboard/google/rush/bct/sdram-hynix-4GB-300.inc
Normal file
@@ -0,0 +1,311 @@
|
|||||||
|
{ /* generated from sdram-hynix-4GB-300.cfg, do not edit. */
|
||||||
|
.MemoryType = NvBootMemoryType_Ddr3,
|
||||||
|
.PllMInputDivider = 0x00000001,
|
||||||
|
.PllMFeedbackDivider = 0x00000032,
|
||||||
|
.PllMStableTime = 0x0000012c,
|
||||||
|
.PllMSetupControl = 0x00000000,
|
||||||
|
.PllMSelectDiv2 = 0x00000000,
|
||||||
|
.PllMPDLshiftPh45 = 0x00000001,
|
||||||
|
.PllMPDLshiftPh90 = 0x00000001,
|
||||||
|
.PllMPDLshiftPh135 = 0x00000001,
|
||||||
|
.PllMKCP = 0x00000000,
|
||||||
|
.PllMKVCO = 0x00000000,
|
||||||
|
.EmcBctSpare0 = 0x00000000,
|
||||||
|
.EmcBctSpare1 = 0x00000000,
|
||||||
|
.EmcBctSpare2 = 0x00000000,
|
||||||
|
.EmcBctSpare3 = 0x00000000,
|
||||||
|
.EmcBctSpare4 = 0x00000000,
|
||||||
|
.EmcBctSpare5 = 0x00000000,
|
||||||
|
.EmcBctSpare6 = 0x00000000,
|
||||||
|
.EmcBctSpare7 = 0x00000000,
|
||||||
|
.EmcBctSpare8 = 0x00000000,
|
||||||
|
.EmcBctSpare9 = 0x00000000,
|
||||||
|
.EmcBctSpare10 = 0x00000000,
|
||||||
|
.EmcBctSpare11 = 0x00000000,
|
||||||
|
.EmcClockSource = 0x00000002,
|
||||||
|
.EmcAutoCalInterval = 0x001fffff,
|
||||||
|
.EmcAutoCalConfig = 0xa1430f0f,
|
||||||
|
.EmcAutoCalConfig2 = 0x00000000,
|
||||||
|
.EmcAutoCalConfig3 = 0x00000000,
|
||||||
|
.EmcAutoCalWait = 0x00000190,
|
||||||
|
.EmcAdrCfg = 0x00000001,
|
||||||
|
.EmcPinProgramWait = 0x00000001,
|
||||||
|
.EmcPinExtraWait = 0x00000000,
|
||||||
|
.EmcTimingControlWait = 0x00000000,
|
||||||
|
.EmcRc = 0x0000000d,
|
||||||
|
.EmcRfc = 0x00000067,
|
||||||
|
.EmcRfcSlr = 0x00000000,
|
||||||
|
.EmcRas = 0x00000009,
|
||||||
|
.EmcRp = 0x00000003,
|
||||||
|
.EmcR2r = 0x00000000,
|
||||||
|
.EmcW2w = 0x00000000,
|
||||||
|
.EmcR2w = 0x00000005,
|
||||||
|
.EmcW2r = 0x00000008,
|
||||||
|
.EmcR2p = 0x00000002,
|
||||||
|
.EmcW2p = 0x00000009,
|
||||||
|
.EmcRdRcd = 0x00000003,
|
||||||
|
.EmcWrRcd = 0x00000003,
|
||||||
|
.EmcRrd = 0x00000002,
|
||||||
|
.EmcRext = 0x00000002,
|
||||||
|
.EmcWext = 0x00000000,
|
||||||
|
.EmcWdv = 0x00000003,
|
||||||
|
.EmcWdvMask = 0x00000003,
|
||||||
|
.EmcQUse = 0x00000005,
|
||||||
|
.EmcQuseWidth = 0x00000002,
|
||||||
|
.EmcIbdly = 0x00000000,
|
||||||
|
.EmcEInput = 0x00000002,
|
||||||
|
.EmcEInputDuration = 0x00000007,
|
||||||
|
.EmcPutermExtra = 0x00020000,
|
||||||
|
.EmcPutermWidth = 0x00000003,
|
||||||
|
.EmcPutermAdj = 0x00000000,
|
||||||
|
.EmcCdbCntl1 = 0x00000000,
|
||||||
|
.EmcCdbCntl2 = 0x00000000,
|
||||||
|
.EmcCdbCntl3 = 0x00000000,
|
||||||
|
.EmcQRst = 0x00000001,
|
||||||
|
.EmcQSafe = 0x0000000e,
|
||||||
|
.EmcRdv = 0x00000010,
|
||||||
|
.EmcRdvMask = 0x00000012,
|
||||||
|
.EmcQpop = 0x00000009,
|
||||||
|
.EmcCtt = 0x00000000,
|
||||||
|
.EmcCttDuration = 0x00000003,
|
||||||
|
.EmcRefresh = 0x000008e4,
|
||||||
|
.EmcBurstRefreshNum = 0x00000000,
|
||||||
|
.EmcPreRefreshReqCnt = 0x00000239,
|
||||||
|
.EmcPdEx2Wr = 0x00000001,
|
||||||
|
.EmcPdEx2Rd = 0x00000008,
|
||||||
|
.EmcPChg2Pden = 0x00000001,
|
||||||
|
.EmcAct2Pden = 0x00000000,
|
||||||
|
.EmcAr2Pden = 0x00000065,
|
||||||
|
.EmcRw2Pden = 0x0000000e,
|
||||||
|
.EmcTxsr = 0x0000006c,
|
||||||
|
.EmcTxsrDll = 0x00000200,
|
||||||
|
.EmcTcke = 0x00000004,
|
||||||
|
.EmcTckesr = 0x00000005,
|
||||||
|
.EmcTpd = 0x00000004,
|
||||||
|
.EmcTfaw = 0x00000009,
|
||||||
|
.EmcTrpab = 0x00000000,
|
||||||
|
.EmcTClkStable = 0x00000005,
|
||||||
|
.EmcTClkStop = 0x00000005,
|
||||||
|
.EmcTRefBw = 0x00000924,
|
||||||
|
.EmcFbioCfg5 = 0x104ab098,
|
||||||
|
.EmcFbioCfg6 = 0x00000000,
|
||||||
|
.EmcFbioSpare = 0x00000000,
|
||||||
|
.EmcCfgRsv = 0xff00ff00,
|
||||||
|
.EmcMrs = 0x00000321,
|
||||||
|
.EmcEmrs = 0x00100002,
|
||||||
|
.EmcEmrs2 = 0x00200000,
|
||||||
|
.EmcEmrs3 = 0x00300000,
|
||||||
|
.EmcMrw1 = 0x00000000,
|
||||||
|
.EmcMrw2 = 0x00000000,
|
||||||
|
.EmcMrw3 = 0x00000000,
|
||||||
|
.EmcMrw4 = 0x00000000,
|
||||||
|
.EmcMrwExtra = 0x00000000,
|
||||||
|
.EmcWarmBootMrwExtra = 0x00000000,
|
||||||
|
.EmcWarmBootExtraModeRegWriteEnable = 0x00000000,
|
||||||
|
.EmcExtraModeRegWriteEnable = 0x00000000,
|
||||||
|
.EmcMrwResetCommand = 0x00000000,
|
||||||
|
.EmcMrwResetNInitWait = 0x00000000,
|
||||||
|
.EmcMrsWaitCnt = 0x0117000e,
|
||||||
|
.EmcMrsWaitCnt2 = 0x0117000e,
|
||||||
|
.EmcCfg = 0x73340000,
|
||||||
|
.EmcCfg2 = 0x000008d5,
|
||||||
|
.EmcCfgPipe = 0x000052a3,
|
||||||
|
.EmcDbg = 0x01000c00,
|
||||||
|
.EmcCmdQ = 0x10004408,
|
||||||
|
.EmcMc2EmcQ = 0x06000404,
|
||||||
|
.EmcDynSelfRefControl = 0x800012d7,
|
||||||
|
.AhbArbitrationXbarCtrlMemInitDone = 0x00000001,
|
||||||
|
.EmcCfgDigDll = 0x002c00a0,
|
||||||
|
.EmcCfgDigDllPeriod = 0x00008000,
|
||||||
|
.EmcDevSelect = 0x00000000,
|
||||||
|
.EmcSelDpdCtrl = 0x00040128,
|
||||||
|
.EmcDllXformDqs0 = 0x00030000,
|
||||||
|
.EmcDllXformDqs1 = 0x00030000,
|
||||||
|
.EmcDllXformDqs2 = 0x00030000,
|
||||||
|
.EmcDllXformDqs3 = 0x00030000,
|
||||||
|
.EmcDllXformDqs4 = 0x00030000,
|
||||||
|
.EmcDllXformDqs5 = 0x00030000,
|
||||||
|
.EmcDllXformDqs6 = 0x00030000,
|
||||||
|
.EmcDllXformDqs7 = 0x00030000,
|
||||||
|
.EmcDllXformDqs8 = 0x00030000,
|
||||||
|
.EmcDllXformDqs9 = 0x00030000,
|
||||||
|
.EmcDllXformDqs10 = 0x00030000,
|
||||||
|
.EmcDllXformDqs11 = 0x00030000,
|
||||||
|
.EmcDllXformDqs12 = 0x00030000,
|
||||||
|
.EmcDllXformDqs13 = 0x00030000,
|
||||||
|
.EmcDllXformDqs14 = 0x00030000,
|
||||||
|
.EmcDllXformDqs15 = 0x00030000,
|
||||||
|
.EmcDllXformQUse0 = 0x00000000,
|
||||||
|
.EmcDllXformQUse1 = 0x00000000,
|
||||||
|
.EmcDllXformQUse2 = 0x00000000,
|
||||||
|
.EmcDllXformQUse3 = 0x00000000,
|
||||||
|
.EmcDllXformQUse4 = 0x00000000,
|
||||||
|
.EmcDllXformQUse5 = 0x00000000,
|
||||||
|
.EmcDllXformQUse6 = 0x00000000,
|
||||||
|
.EmcDllXformQUse7 = 0x00000000,
|
||||||
|
.EmcDllXformAddr0 = 0x00084000,
|
||||||
|
.EmcDllXformAddr1 = 0x00084000,
|
||||||
|
.EmcDllXformAddr2 = 0x00010000,
|
||||||
|
.EmcDllXformAddr3 = 0x00084000,
|
||||||
|
.EmcDllXformAddr4 = 0x00084000,
|
||||||
|
.EmcDllXformAddr5 = 0x00010000,
|
||||||
|
.EmcDllXformQUse8 = 0x00000000,
|
||||||
|
.EmcDllXformQUse9 = 0x00000000,
|
||||||
|
.EmcDllXformQUse10 = 0x00000000,
|
||||||
|
.EmcDllXformQUse11 = 0x00000000,
|
||||||
|
.EmcDllXformQUse12 = 0x00000000,
|
||||||
|
.EmcDllXformQUse13 = 0x00000000,
|
||||||
|
.EmcDllXformQUse14 = 0x00000000,
|
||||||
|
.EmcDllXformQUse15 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs0 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs1 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs2 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs3 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs4 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs5 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs6 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs7 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs8 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs9 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs10 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs11 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs12 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs13 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs14 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs15 = 0x00000000,
|
||||||
|
.EmcDllXformDq0 = 0x00060000,
|
||||||
|
.EmcDllXformDq1 = 0x00060000,
|
||||||
|
.EmcDllXformDq2 = 0x00060000,
|
||||||
|
.EmcDllXformDq3 = 0x00060000,
|
||||||
|
.EmcDllXformDq4 = 0x00006000,
|
||||||
|
.EmcDllXformDq5 = 0x00006000,
|
||||||
|
.EmcDllXformDq6 = 0x00006000,
|
||||||
|
.EmcDllXformDq7 = 0x00006000,
|
||||||
|
.WarmBootWait = 0x00000002,
|
||||||
|
.EmcCttTermCtrl = 0x00000802,
|
||||||
|
.EmcOdtWrite = 0x00000000,
|
||||||
|
.EmcOdtRead = 0x00000000,
|
||||||
|
.EmcZcalInterval = 0x00020000,
|
||||||
|
.EmcZcalWaitCnt = 0x00000042,
|
||||||
|
.EmcZcalMrwCmd = 0x00000000,
|
||||||
|
.EmcMrsResetDll = 0x00000000,
|
||||||
|
.EmcZcalInitDev0 = 0x80000011,
|
||||||
|
.EmcZcalInitDev1 = 0x40000011,
|
||||||
|
.EmcZcalInitWait = 0x00000002,
|
||||||
|
.EmcZcalWarmColdBootEnables = 0x00000003,
|
||||||
|
.EmcMrwLpddr2ZcalWarmBoot = 0x040a00ab,
|
||||||
|
.EmcZqCalDdr3WarmBoot = 0x00000000,
|
||||||
|
.EmcZcalWarmBootWait = 0x00000002,
|
||||||
|
.EmcMrsWarmBootEnable = 0x00000001,
|
||||||
|
.EmcMrsResetDllWait = 0x00000000,
|
||||||
|
.EmcMrsExtra = 0x00000321,
|
||||||
|
.EmcWarmBootMrsExtra = 0x00100002,
|
||||||
|
.EmcEmrsDdr2DllEnable = 0x00000000,
|
||||||
|
.EmcMrsDdr2DllReset = 0x00000000,
|
||||||
|
.EmcEmrsDdr2OcdCalib = 0x00000000,
|
||||||
|
.EmcDdr2Wait = 0x00000000,
|
||||||
|
.EmcClkenOverride = 0x00000000,
|
||||||
|
.McDisExtraSnapLevels = 0x00000000,
|
||||||
|
.EmcExtraRefreshNum = 0x00000002,
|
||||||
|
.EmcClkenOverrideAllWarmBoot = 0x00000000,
|
||||||
|
.McClkenOverrideAllWarmBoot = 0x00000000,
|
||||||
|
.EmcCfgDigDllPeriodWarmBoot = 0x00000003,
|
||||||
|
.PmcVddpSel = 0x00000002,
|
||||||
|
.PmcVddpSelWait = 0x00000002,
|
||||||
|
.PmcDdrPwr = 0x00000003,
|
||||||
|
.PmcDdrCfg = 0x00002002,
|
||||||
|
.PmcIoDpd3Req = 0x4fffffff,
|
||||||
|
.PmcIoDpd3ReqWait = 0x00000000,
|
||||||
|
.PmcRegShort = 0x00000000,
|
||||||
|
.PmcNoIoPower = 0x00000000,
|
||||||
|
.PmcPorDpdCtrlWait = 0x00000000,
|
||||||
|
.EmcXm2CmdPadCtrl = 0x10000280,
|
||||||
|
.EmcXm2CmdPadCtrl2 = 0x770c0000,
|
||||||
|
.EmcXm2CmdPadCtrl3 = 0x050c0000,
|
||||||
|
.EmcXm2CmdPadCtrl4 = 0x00000000,
|
||||||
|
.EmcXm2CmdPadCtrl5 = 0x00111111,
|
||||||
|
.EmcXm2DqsPadCtrl = 0x770c1414,
|
||||||
|
.EmcXm2DqsPadCtrl2 = 0x01231339,
|
||||||
|
.EmcXm2DqsPadCtrl3 = 0x51451420,
|
||||||
|
.EmcXm2DqsPadCtrl4 = 0x00514514,
|
||||||
|
.EmcXm2DqsPadCtrl5 = 0x00514514,
|
||||||
|
.EmcXm2DqsPadCtrl6 = 0x51451400,
|
||||||
|
.EmcXm2DqPadCtrl = 0x770c2990,
|
||||||
|
.EmcXm2DqPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2DqPadCtrl3 = 0x00000000,
|
||||||
|
.EmcXm2ClkPadCtrl = 0x77ffc081,
|
||||||
|
.EmcXm2ClkPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2CompPadCtrl = 0x81f1f108,
|
||||||
|
.EmcXm2VttGenPadCtrl = 0x07070004,
|
||||||
|
.EmcXm2VttGenPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2VttGenPadCtrl3 = 0x016eeeee,
|
||||||
|
.EmcAcpdControl = 0x00000000,
|
||||||
|
.EmcSwizzleRank0ByteCfg = 0x00003120,
|
||||||
|
.EmcSwizzleRank0Byte0 = 0x25143067,
|
||||||
|
.EmcSwizzleRank0Byte1 = 0x45367102,
|
||||||
|
.EmcSwizzleRank0Byte2 = 0x47106253,
|
||||||
|
.EmcSwizzleRank0Byte3 = 0x04362175,
|
||||||
|
.EmcSwizzleRank1ByteCfg = 0x00003120,
|
||||||
|
.EmcSwizzleRank1Byte0 = 0x71546032,
|
||||||
|
.EmcSwizzleRank1Byte1 = 0x35104276,
|
||||||
|
.EmcSwizzleRank1Byte2 = 0x27043615,
|
||||||
|
.EmcSwizzleRank1Byte3 = 0x72306145,
|
||||||
|
.EmcDsrVttgenDrv = 0x0000003f,
|
||||||
|
.EmcTxdsrvttgen = 0x00000096,
|
||||||
|
.EmcBgbiasCtl0 = 0x00000000,
|
||||||
|
.McEmemAdrCfg = 0x00000001,
|
||||||
|
.McEmemAdrCfgDev0 = 0x00080303,
|
||||||
|
.McEmemAdrCfgDev1 = 0x00080303,
|
||||||
|
.McEmemAdrCfgBankMask0 = 0x00001248,
|
||||||
|
.McEmemAdrCfgBankMask1 = 0x00002490,
|
||||||
|
.McEmemAdrCfgBankMask2 = 0x00000920,
|
||||||
|
.McEmemAdrCfgBankSwizzle3 = 0x00000001,
|
||||||
|
.McEmemCfg = 0x00001000,
|
||||||
|
.McEmemArbCfg = 0x08000004,
|
||||||
|
.McEmemArbOutstandingReq = 0x80000040,
|
||||||
|
.McEmemArbTimingRcd = 0x00000001,
|
||||||
|
.McEmemArbTimingRp = 0x00000002,
|
||||||
|
.McEmemArbTimingRc = 0x00000007,
|
||||||
|
.McEmemArbTimingRas = 0x00000004,
|
||||||
|
.McEmemArbTimingFaw = 0x00000005,
|
||||||
|
.McEmemArbTimingRrd = 0x00000001,
|
||||||
|
.McEmemArbTimingRap2Pre = 0x00000002,
|
||||||
|
.McEmemArbTimingWap2Pre = 0x00000007,
|
||||||
|
.McEmemArbTimingR2R = 0x00000002,
|
||||||
|
.McEmemArbTimingW2W = 0x00000002,
|
||||||
|
.McEmemArbTimingR2W = 0x00000004,
|
||||||
|
.McEmemArbTimingW2R = 0x00000006,
|
||||||
|
.McEmemArbDaTurns = 0x06040202,
|
||||||
|
.McEmemArbDaCovers = 0x000b0607,
|
||||||
|
.McEmemArbMisc0 = 0x77450e08,
|
||||||
|
.McEmemArbMisc1 = 0x70000f03,
|
||||||
|
.McEmemArbRing1Throttle = 0x001f0000,
|
||||||
|
.McEmemArbOverride = 0x10000000,
|
||||||
|
.McEmemArbOverride1 = 0x00000000,
|
||||||
|
.McEmemArbRsv = 0xff00ff00,
|
||||||
|
.McClkenOverride = 0x00000000,
|
||||||
|
.McStatControl = 0x00000000,
|
||||||
|
.McDisplaySnapRing = 0x00000003,
|
||||||
|
.McVideoProtectBom = 0xfff00000,
|
||||||
|
.McVideoProtectBomAdrHi = 0x00000000,
|
||||||
|
.McVideoProtectSizeMb = 0x00000000,
|
||||||
|
.McVideoProtectVprOverride = 0xe4bac743,
|
||||||
|
.McVideoProtectVprOverride1 = 0x00000013,
|
||||||
|
.McVideoProtectGpuOverride0 = 0x00000000,
|
||||||
|
.McVideoProtectGpuOverride1 = 0x00000000,
|
||||||
|
.McSecCarveoutBom = 0xfff00000,
|
||||||
|
.McSecCarveoutAdrHi = 0x00000000,
|
||||||
|
.McSecCarveoutSizeMb = 0x00000000,
|
||||||
|
.McVideoProtectWriteAccess = 0x00000000,
|
||||||
|
.McSecCarveoutProtectWriteAccess = 0x00000000,
|
||||||
|
.EmcCaTrainingEnable = 0x00000000,
|
||||||
|
.EmcCaTrainingTimingCntl1 = 0x1f7df7df,
|
||||||
|
.EmcCaTrainingTimingCntl2 = 0x0000001f,
|
||||||
|
.SwizzleRankByteEncode = 0x0000006f,
|
||||||
|
.BootRomPatchControl = 0x00000000,
|
||||||
|
.BootRomPatchData = 0x00000000,
|
||||||
|
.McMtsCarveoutBom = 0x78000000,
|
||||||
|
.McMtsCarveoutAdrHi = 0x00000001,
|
||||||
|
.McMtsCarveoutSizeMb = 0x00000080,
|
||||||
|
.McMtsCarveoutRegCtrl = 0x00000000,
|
||||||
|
},
|
311
src/mainboard/google/rush/bct/sdram-hynix-4GB-792.inc
Normal file
311
src/mainboard/google/rush/bct/sdram-hynix-4GB-792.inc
Normal file
@@ -0,0 +1,311 @@
|
|||||||
|
{ /* generated from sdram-hynix-4GB-792.cfg, do not edit. */
|
||||||
|
.MemoryType = NvBootMemoryType_Ddr3,
|
||||||
|
.PllMInputDivider = 0x00000001,
|
||||||
|
.PllMFeedbackDivider = 0x00000042,
|
||||||
|
.PllMStableTime = 0x0000012c,
|
||||||
|
.PllMSetupControl = 0x00000000,
|
||||||
|
.PllMSelectDiv2 = 0x00000000,
|
||||||
|
.PllMPDLshiftPh45 = 0x00000001,
|
||||||
|
.PllMPDLshiftPh90 = 0x00000001,
|
||||||
|
.PllMPDLshiftPh135 = 0x00000001,
|
||||||
|
.PllMKCP = 0x00000000,
|
||||||
|
.PllMKVCO = 0x00000000,
|
||||||
|
.EmcBctSpare0 = 0x00000000,
|
||||||
|
.EmcBctSpare1 = 0x00000000,
|
||||||
|
.EmcBctSpare2 = 0x00000000,
|
||||||
|
.EmcBctSpare3 = 0x00000000,
|
||||||
|
.EmcBctSpare4 = 0x00000000,
|
||||||
|
.EmcBctSpare5 = 0x00000000,
|
||||||
|
.EmcBctSpare6 = 0x00000000,
|
||||||
|
.EmcBctSpare7 = 0x00000000,
|
||||||
|
.EmcBctSpare8 = 0x00000000,
|
||||||
|
.EmcBctSpare9 = 0x00000000,
|
||||||
|
.EmcBctSpare10 = 0x00000000,
|
||||||
|
.EmcBctSpare11 = 0x00000000,
|
||||||
|
.EmcClockSource = 0x80000000,
|
||||||
|
.EmcAutoCalInterval = 0x001fffff,
|
||||||
|
.EmcAutoCalConfig = 0xa1430808,
|
||||||
|
.EmcAutoCalConfig2 = 0x00000000,
|
||||||
|
.EmcAutoCalConfig3 = 0x00000000,
|
||||||
|
.EmcAutoCalWait = 0x00000190,
|
||||||
|
.EmcAdrCfg = 0x00000001,
|
||||||
|
.EmcPinProgramWait = 0x00000001,
|
||||||
|
.EmcPinExtraWait = 0x00000000,
|
||||||
|
.EmcTimingControlWait = 0x00000000,
|
||||||
|
.EmcRc = 0x00000024,
|
||||||
|
.EmcRfc = 0x00000114,
|
||||||
|
.EmcRfcSlr = 0x00000000,
|
||||||
|
.EmcRas = 0x00000019,
|
||||||
|
.EmcRp = 0x0000000a,
|
||||||
|
.EmcR2r = 0x00000000,
|
||||||
|
.EmcW2w = 0x00000000,
|
||||||
|
.EmcR2w = 0x00000008,
|
||||||
|
.EmcW2r = 0x0000000d,
|
||||||
|
.EmcR2p = 0x00000004,
|
||||||
|
.EmcW2p = 0x00000013,
|
||||||
|
.EmcRdRcd = 0x0000000a,
|
||||||
|
.EmcWrRcd = 0x0000000a,
|
||||||
|
.EmcRrd = 0x00000003,
|
||||||
|
.EmcRext = 0x00000002,
|
||||||
|
.EmcWext = 0x00000000,
|
||||||
|
.EmcWdv = 0x00000006,
|
||||||
|
.EmcWdvMask = 0x00000006,
|
||||||
|
.EmcQUse = 0x0000000b,
|
||||||
|
.EmcQuseWidth = 0x00000002,
|
||||||
|
.EmcIbdly = 0x00000000,
|
||||||
|
.EmcEInput = 0x00000002,
|
||||||
|
.EmcEInputDuration = 0x0000000d,
|
||||||
|
.EmcPutermExtra = 0x00080000,
|
||||||
|
.EmcPutermWidth = 0x00000004,
|
||||||
|
.EmcPutermAdj = 0x00000000,
|
||||||
|
.EmcCdbCntl1 = 0x00000000,
|
||||||
|
.EmcCdbCntl2 = 0x00000000,
|
||||||
|
.EmcCdbCntl3 = 0x00000000,
|
||||||
|
.EmcQRst = 0x00000001,
|
||||||
|
.EmcQSafe = 0x00000014,
|
||||||
|
.EmcRdv = 0x00000017,
|
||||||
|
.EmcRdvMask = 0x00000019,
|
||||||
|
.EmcQpop = 0x0000000f,
|
||||||
|
.EmcCtt = 0x00000000,
|
||||||
|
.EmcCttDuration = 0x00000004,
|
||||||
|
.EmcRefresh = 0x000017e2,
|
||||||
|
.EmcBurstRefreshNum = 0x00000000,
|
||||||
|
.EmcPreRefreshReqCnt = 0x000005f8,
|
||||||
|
.EmcPdEx2Wr = 0x00000003,
|
||||||
|
.EmcPdEx2Rd = 0x00000011,
|
||||||
|
.EmcPChg2Pden = 0x00000001,
|
||||||
|
.EmcAct2Pden = 0x00000000,
|
||||||
|
.EmcAr2Pden = 0x0000010d,
|
||||||
|
.EmcRw2Pden = 0x00000018,
|
||||||
|
.EmcTxsr = 0x0000011e,
|
||||||
|
.EmcTxsrDll = 0x00000200,
|
||||||
|
.EmcTcke = 0x00000005,
|
||||||
|
.EmcTckesr = 0x00000006,
|
||||||
|
.EmcTpd = 0x00000005,
|
||||||
|
.EmcTfaw = 0x0000001d,
|
||||||
|
.EmcTrpab = 0x00000000,
|
||||||
|
.EmcTClkStable = 0x00000008,
|
||||||
|
.EmcTClkStop = 0x00000008,
|
||||||
|
.EmcTRefBw = 0x00001822,
|
||||||
|
.EmcFbioCfg5 = 0x104ab098,
|
||||||
|
.EmcFbioCfg6 = 0x00000000,
|
||||||
|
.EmcFbioSpare = 0x00000000,
|
||||||
|
.EmcCfgRsv = 0xff00ff00,
|
||||||
|
.EmcMrs = 0x00000d71,
|
||||||
|
.EmcEmrs = 0x00100002,
|
||||||
|
.EmcEmrs2 = 0x00200018,
|
||||||
|
.EmcEmrs3 = 0x00300000,
|
||||||
|
.EmcMrw1 = 0x00000000,
|
||||||
|
.EmcMrw2 = 0x00000000,
|
||||||
|
.EmcMrw3 = 0x00000000,
|
||||||
|
.EmcMrw4 = 0x00000000,
|
||||||
|
.EmcMrwExtra = 0x00000000,
|
||||||
|
.EmcWarmBootMrwExtra = 0x00000000,
|
||||||
|
.EmcWarmBootExtraModeRegWriteEnable = 0x00000000,
|
||||||
|
.EmcExtraModeRegWriteEnable = 0x00000000,
|
||||||
|
.EmcMrwResetCommand = 0x00000000,
|
||||||
|
.EmcMrwResetNInitWait = 0x00000000,
|
||||||
|
.EmcMrsWaitCnt = 0x006f000e,
|
||||||
|
.EmcMrsWaitCnt2 = 0x006f000e,
|
||||||
|
.EmcCfg = 0x73300000,
|
||||||
|
.EmcCfg2 = 0x0000089d,
|
||||||
|
.EmcCfgPipe = 0x000040a0,
|
||||||
|
.EmcDbg = 0x01000c00,
|
||||||
|
.EmcCmdQ = 0x10004408,
|
||||||
|
.EmcMc2EmcQ = 0x06000404,
|
||||||
|
.EmcDynSelfRefControl = 0x80003012,
|
||||||
|
.AhbArbitrationXbarCtrlMemInitDone = 0x00000001,
|
||||||
|
.EmcCfgDigDll = 0xe00700b1,
|
||||||
|
.EmcCfgDigDllPeriod = 0x00008000,
|
||||||
|
.EmcDevSelect = 0x00000000,
|
||||||
|
.EmcSelDpdCtrl = 0x00040000,
|
||||||
|
.EmcDllXformDqs0 = 0x00000008,
|
||||||
|
.EmcDllXformDqs1 = 0x00000008,
|
||||||
|
.EmcDllXformDqs2 = 0x00000008,
|
||||||
|
.EmcDllXformDqs3 = 0x00000008,
|
||||||
|
.EmcDllXformDqs4 = 0x00000008,
|
||||||
|
.EmcDllXformDqs5 = 0x00000008,
|
||||||
|
.EmcDllXformDqs6 = 0x00000008,
|
||||||
|
.EmcDllXformDqs7 = 0x00000008,
|
||||||
|
.EmcDllXformDqs8 = 0x00000008,
|
||||||
|
.EmcDllXformDqs9 = 0x00000008,
|
||||||
|
.EmcDllXformDqs10 = 0x00000008,
|
||||||
|
.EmcDllXformDqs11 = 0x00000008,
|
||||||
|
.EmcDllXformDqs12 = 0x00000008,
|
||||||
|
.EmcDllXformDqs13 = 0x00000008,
|
||||||
|
.EmcDllXformDqs14 = 0x00000008,
|
||||||
|
.EmcDllXformDqs15 = 0x00000008,
|
||||||
|
.EmcDllXformQUse0 = 0x00000000,
|
||||||
|
.EmcDllXformQUse1 = 0x00000000,
|
||||||
|
.EmcDllXformQUse2 = 0x00000000,
|
||||||
|
.EmcDllXformQUse3 = 0x00000000,
|
||||||
|
.EmcDllXformQUse4 = 0x00000000,
|
||||||
|
.EmcDllXformQUse5 = 0x00000000,
|
||||||
|
.EmcDllXformQUse6 = 0x00000000,
|
||||||
|
.EmcDllXformQUse7 = 0x00000000,
|
||||||
|
.EmcDllXformAddr0 = 0x00038000,
|
||||||
|
.EmcDllXformAddr1 = 0x00038000,
|
||||||
|
.EmcDllXformAddr2 = 0x00000000,
|
||||||
|
.EmcDllXformAddr3 = 0x00038000,
|
||||||
|
.EmcDllXformAddr4 = 0x00038000,
|
||||||
|
.EmcDllXformAddr5 = 0x00000000,
|
||||||
|
.EmcDllXformQUse8 = 0x00000000,
|
||||||
|
.EmcDllXformQUse9 = 0x00000000,
|
||||||
|
.EmcDllXformQUse10 = 0x00000000,
|
||||||
|
.EmcDllXformQUse11 = 0x00000000,
|
||||||
|
.EmcDllXformQUse12 = 0x00000000,
|
||||||
|
.EmcDllXformQUse13 = 0x00000000,
|
||||||
|
.EmcDllXformQUse14 = 0x00000000,
|
||||||
|
.EmcDllXformQUse15 = 0x00000000,
|
||||||
|
.EmcDliTrimTxDqs0 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs1 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs2 = 0x00000003,
|
||||||
|
.EmcDliTrimTxDqs3 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs4 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs5 = 0x00000002,
|
||||||
|
.EmcDliTrimTxDqs6 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs7 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs8 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs9 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs10 = 0x00000003,
|
||||||
|
.EmcDliTrimTxDqs11 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs12 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs13 = 0x00000002,
|
||||||
|
.EmcDliTrimTxDqs14 = 0x00000005,
|
||||||
|
.EmcDliTrimTxDqs15 = 0x00000005,
|
||||||
|
.EmcDllXformDq0 = 0x00000009,
|
||||||
|
.EmcDllXformDq1 = 0x0000000c,
|
||||||
|
.EmcDllXformDq2 = 0x00000008,
|
||||||
|
.EmcDllXformDq3 = 0x0000000a,
|
||||||
|
.EmcDllXformDq4 = 0x0000000a,
|
||||||
|
.EmcDllXformDq5 = 0x00000008,
|
||||||
|
.EmcDllXformDq6 = 0x0000000a,
|
||||||
|
.EmcDllXformDq7 = 0x00000008,
|
||||||
|
.WarmBootWait = 0x00000002,
|
||||||
|
.EmcCttTermCtrl = 0x00000802,
|
||||||
|
.EmcOdtWrite = 0x00000000,
|
||||||
|
.EmcOdtRead = 0x00000000,
|
||||||
|
.EmcZcalInterval = 0x00020000,
|
||||||
|
.EmcZcalWaitCnt = 0x00000042,
|
||||||
|
.EmcZcalMrwCmd = 0x00000000,
|
||||||
|
.EmcMrsResetDll = 0x00000000,
|
||||||
|
.EmcZcalInitDev0 = 0x80000011,
|
||||||
|
.EmcZcalInitDev1 = 0x40000011,
|
||||||
|
.EmcZcalInitWait = 0x00000001,
|
||||||
|
.EmcZcalWarmColdBootEnables = 0x00000003,
|
||||||
|
.EmcMrwLpddr2ZcalWarmBoot = 0x040a00ab,
|
||||||
|
.EmcZqCalDdr3WarmBoot = 0x00000000,
|
||||||
|
.EmcZcalWarmBootWait = 0x00000001,
|
||||||
|
.EmcMrsWarmBootEnable = 0x00000001,
|
||||||
|
.EmcMrsResetDllWait = 0x00000000,
|
||||||
|
.EmcMrsExtra = 0x00000d71,
|
||||||
|
.EmcWarmBootMrsExtra = 0x00100002,
|
||||||
|
.EmcEmrsDdr2DllEnable = 0x00000000,
|
||||||
|
.EmcMrsDdr2DllReset = 0x00000000,
|
||||||
|
.EmcEmrsDdr2OcdCalib = 0x00000000,
|
||||||
|
.EmcDdr2Wait = 0x00000000,
|
||||||
|
.EmcClkenOverride = 0x00000000,
|
||||||
|
.McDisExtraSnapLevels = 0x00000000,
|
||||||
|
.EmcExtraRefreshNum = 0x00000002,
|
||||||
|
.EmcClkenOverrideAllWarmBoot = 0x00000000,
|
||||||
|
.McClkenOverrideAllWarmBoot = 0x00000000,
|
||||||
|
.EmcCfgDigDllPeriodWarmBoot = 0x00000003,
|
||||||
|
.PmcVddpSel = 0x00000002,
|
||||||
|
.PmcVddpSelWait = 0x00000002,
|
||||||
|
.PmcDdrPwr = 0x00000003,
|
||||||
|
.PmcDdrCfg = 0x00002002,
|
||||||
|
.PmcIoDpd3Req = 0x4fffffff,
|
||||||
|
.PmcIoDpd3ReqWait = 0x00000000,
|
||||||
|
.PmcRegShort = 0x00000000,
|
||||||
|
.PmcNoIoPower = 0x00000000,
|
||||||
|
.PmcPorDpdCtrlWait = 0x00000000,
|
||||||
|
.EmcXm2CmdPadCtrl = 0x100002a0,
|
||||||
|
.EmcXm2CmdPadCtrl2 = 0x770c0000,
|
||||||
|
.EmcXm2CmdPadCtrl3 = 0x050c0000,
|
||||||
|
.EmcXm2CmdPadCtrl4 = 0x00000000,
|
||||||
|
.EmcXm2CmdPadCtrl5 = 0x00111111,
|
||||||
|
.EmcXm2DqsPadCtrl = 0x770c1414,
|
||||||
|
.EmcXm2DqsPadCtrl2 = 0x0120113d,
|
||||||
|
.EmcXm2DqsPadCtrl3 = 0x61861820,
|
||||||
|
.EmcXm2DqsPadCtrl4 = 0x00514514,
|
||||||
|
.EmcXm2DqsPadCtrl5 = 0x00514514,
|
||||||
|
.EmcXm2DqsPadCtrl6 = 0x61861800,
|
||||||
|
.EmcXm2DqPadCtrl = 0x770c2990,
|
||||||
|
.EmcXm2DqPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2DqPadCtrl3 = 0x00000000,
|
||||||
|
.EmcXm2ClkPadCtrl = 0x77ffc085,
|
||||||
|
.EmcXm2ClkPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2CompPadCtrl = 0x81f1f108,
|
||||||
|
.EmcXm2VttGenPadCtrl = 0x07070004,
|
||||||
|
.EmcXm2VttGenPadCtrl2 = 0x00000000,
|
||||||
|
.EmcXm2VttGenPadCtrl3 = 0x016eeeee,
|
||||||
|
.EmcAcpdControl = 0x00000000,
|
||||||
|
.EmcSwizzleRank0ByteCfg = 0x00003120,
|
||||||
|
.EmcSwizzleRank0Byte0 = 0x25143067,
|
||||||
|
.EmcSwizzleRank0Byte1 = 0x45367102,
|
||||||
|
.EmcSwizzleRank0Byte2 = 0x47106253,
|
||||||
|
.EmcSwizzleRank0Byte3 = 0x04362175,
|
||||||
|
.EmcSwizzleRank1ByteCfg = 0x00003120,
|
||||||
|
.EmcSwizzleRank1Byte0 = 0x71546032,
|
||||||
|
.EmcSwizzleRank1Byte1 = 0x35104276,
|
||||||
|
.EmcSwizzleRank1Byte2 = 0x27043615,
|
||||||
|
.EmcSwizzleRank1Byte3 = 0x72306145,
|
||||||
|
.EmcDsrVttgenDrv = 0x0606003f,
|
||||||
|
.EmcTxdsrvttgen = 0x00000000,
|
||||||
|
.EmcBgbiasCtl0 = 0x00000000,
|
||||||
|
.McEmemAdrCfg = 0x00000001,
|
||||||
|
.McEmemAdrCfgDev0 = 0x00080303,
|
||||||
|
.McEmemAdrCfgDev1 = 0x00080303,
|
||||||
|
.McEmemAdrCfgBankMask0 = 0x00001248,
|
||||||
|
.McEmemAdrCfgBankMask1 = 0x00002490,
|
||||||
|
.McEmemAdrCfgBankMask2 = 0x00000920,
|
||||||
|
.McEmemAdrCfgBankSwizzle3 = 0x00000001,
|
||||||
|
.McEmemCfg = 0x00001000,
|
||||||
|
.McEmemArbCfg = 0x0e00000b,
|
||||||
|
.McEmemArbOutstandingReq = 0x80000040,
|
||||||
|
.McEmemArbTimingRcd = 0x00000004,
|
||||||
|
.McEmemArbTimingRp = 0x00000005,
|
||||||
|
.McEmemArbTimingRc = 0x00000013,
|
||||||
|
.McEmemArbTimingRas = 0x0000000c,
|
||||||
|
.McEmemArbTimingFaw = 0x0000000f,
|
||||||
|
.McEmemArbTimingRrd = 0x00000002,
|
||||||
|
.McEmemArbTimingRap2Pre = 0x00000003,
|
||||||
|
.McEmemArbTimingWap2Pre = 0x0000000c,
|
||||||
|
.McEmemArbTimingR2R = 0x00000002,
|
||||||
|
.McEmemArbTimingW2W = 0x00000002,
|
||||||
|
.McEmemArbTimingR2W = 0x00000006,
|
||||||
|
.McEmemArbTimingW2R = 0x00000008,
|
||||||
|
.McEmemArbDaTurns = 0x08060202,
|
||||||
|
.McEmemArbDaCovers = 0x00170e13,
|
||||||
|
.McEmemArbMisc0 = 0x746c2414,
|
||||||
|
.McEmemArbMisc1 = 0x70000f02,
|
||||||
|
.McEmemArbRing1Throttle = 0x001f0000,
|
||||||
|
.McEmemArbOverride = 0x10000000,
|
||||||
|
.McEmemArbOverride1 = 0x00000000,
|
||||||
|
.McEmemArbRsv = 0xff00ff00,
|
||||||
|
.McClkenOverride = 0x00000000,
|
||||||
|
.McStatControl = 0x00000000,
|
||||||
|
.McDisplaySnapRing = 0x00000003,
|
||||||
|
.McVideoProtectBom = 0xfff00000,
|
||||||
|
.McVideoProtectBomAdrHi = 0x00000000,
|
||||||
|
.McVideoProtectSizeMb = 0x00000000,
|
||||||
|
.McVideoProtectVprOverride = 0xe4bac743,
|
||||||
|
.McVideoProtectVprOverride1 = 0x00000013,
|
||||||
|
.McVideoProtectGpuOverride0 = 0x00000000,
|
||||||
|
.McVideoProtectGpuOverride1 = 0x00000000,
|
||||||
|
.McSecCarveoutBom = 0xfff00000,
|
||||||
|
.McSecCarveoutAdrHi = 0x00000000,
|
||||||
|
.McSecCarveoutSizeMb = 0x00000000,
|
||||||
|
.McVideoProtectWriteAccess = 0x00000000,
|
||||||
|
.McSecCarveoutProtectWriteAccess = 0x00000000,
|
||||||
|
.EmcCaTrainingEnable = 0x00000000,
|
||||||
|
.EmcCaTrainingTimingCntl1 = 0x1f7df7df,
|
||||||
|
.EmcCaTrainingTimingCntl2 = 0x0000001f,
|
||||||
|
.SwizzleRankByteEncode = 0x0000006f,
|
||||||
|
.BootRomPatchControl = 0x00000000,
|
||||||
|
.BootRomPatchData = 0x00000000,
|
||||||
|
.McMtsCarveoutBom = 0xfff00000,
|
||||||
|
.McMtsCarveoutAdrHi = 0x00000000,
|
||||||
|
.McMtsCarveoutSizeMb = 0x00000000,
|
||||||
|
.McMtsCarveoutRegCtrl = 0x00000000,
|
||||||
|
},
|
4
src/mainboard/google/rush/bct/sdram-unused.inc
Normal file
4
src/mainboard/google/rush/bct/sdram-unused.inc
Normal file
@@ -0,0 +1,4 @@
|
|||||||
|
{ /* dummy. */
|
||||||
|
.MemoryType = NvBootMemoryType_Unused,
|
||||||
|
0,
|
||||||
|
},
|
33
src/mainboard/google/rush/bct/spi.cfg
Normal file
33
src/mainboard/google/rush/bct/spi.cfg
Normal file
@@ -0,0 +1,33 @@
|
|||||||
|
# Copyright (c) 2013 The Chromium OS Authors. All rights reserved.
|
||||||
|
# Distributed under the terms of the GNU General Public License v2
|
||||||
|
|
||||||
|
Version = 0x00350001;
|
||||||
|
BlockSize = 32768;
|
||||||
|
PageSize = 2048;
|
||||||
|
PartitionSize = 4194304;
|
||||||
|
|
||||||
|
Bctcopy = 1;
|
||||||
|
|
||||||
|
DevType[0] = NvBootDevType_Spi;
|
||||||
|
DeviceParam[0].SpiFlashParams.ReadCommandTypeFast = NV_FALSE;
|
||||||
|
DeviceParam[0].SpiFlashParams.ClockDivider = 0x16;
|
||||||
|
DeviceParam[0].SpiFlashParams.ClockSource = NvBootSpiClockSource_PllPOut0;
|
||||||
|
DeviceParam[0].SpiFlashParams.PageSize2kor16k = 0;
|
||||||
|
|
||||||
|
DevType[1] = NvBootDevType_Spi;
|
||||||
|
DeviceParam[1].SpiFlashParams.ReadCommandTypeFast = NV_FALSE;
|
||||||
|
DeviceParam[1].SpiFlashParams.ClockDivider = 0x16;
|
||||||
|
DeviceParam[1].SpiFlashParams.ClockSource = NvBootSpiClockSource_PllPOut0;
|
||||||
|
DeviceParam[1].SpiFlashParams.PageSize2kor16k = 0;
|
||||||
|
|
||||||
|
DevType[2] = NvBootDevType_Spi;
|
||||||
|
DeviceParam[2].SpiFlashParams.ReadCommandTypeFast = NV_FALSE;
|
||||||
|
DeviceParam[2].SpiFlashParams.ClockDivider = 0x16;
|
||||||
|
DeviceParam[2].SpiFlashParams.ClockSource = NvBootSpiClockSource_PllPOut0;
|
||||||
|
DeviceParam[2].SpiFlashParams.PageSize2kor16k = 0;
|
||||||
|
|
||||||
|
DevType[3] = NvBootDevType_Spi;
|
||||||
|
DeviceParam[3].SpiFlashParams.ReadCommandTypeFast = NV_FALSE;
|
||||||
|
DeviceParam[3].SpiFlashParams.ClockDivider = 0x16;
|
||||||
|
DeviceParam[3].SpiFlashParams.ClockSource = NvBootSpiClockSource_PllPOut0;
|
||||||
|
DeviceParam[3].SpiFlashParams.PageSize2kor16k = 0;
|
Reference in New Issue
Block a user