inteltool: Add dumping of full PCR ports
SoCs from Skylake on have many settings as so called private con- figuration registers (PCRs). These are organized as 256 ports with a 64KiB space each. We use the Primary to Sideband (P2SB) bridge's BAR to access them. Change-Id: Iede4ac601355e2be377bc986d62d20098980ec35 Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/19593 Reviewed-by: Youness Alaoui <snifikino@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
committed by
Nico Huber
parent
cfd8929ac6
commit
d8214d7e0e
@@ -29,6 +29,43 @@ uint32_t read_pcr32(const uint8_t port, const uint16_t offset)
|
||||
return *(const uint32_t *)(sbbar + (port << 16) + offset);
|
||||
}
|
||||
|
||||
static void print_pcr_port(const uint8_t port)
|
||||
{
|
||||
size_t i = 0;
|
||||
uint32_t last_reg = 0;
|
||||
bool last_printed = true;
|
||||
|
||||
printf("PCR port offset: 0x%06zx\n\n", (size_t)port << 16);
|
||||
|
||||
for (i = 0; i < PCR_PORT_SIZE; i += 4) {
|
||||
const uint32_t reg = read_pcr32(port, i);
|
||||
const bool rep = i && last_reg == reg;
|
||||
if (!rep) {
|
||||
if (!last_printed)
|
||||
printf("*\n");
|
||||
printf("0x%04zx: 0x%08"PRIx32"\n", i, reg);
|
||||
}
|
||||
|
||||
last_reg = reg;
|
||||
last_printed = !rep;
|
||||
}
|
||||
if (!last_printed)
|
||||
printf("*\n");
|
||||
}
|
||||
|
||||
void print_pcr_ports(struct pci_dev *const sb,
|
||||
const uint8_t *const ports, const size_t count)
|
||||
{
|
||||
size_t i;
|
||||
|
||||
pcr_init(sb);
|
||||
|
||||
for (i = 0; i < count; ++i) {
|
||||
printf("\n========== PCR 0x%02x ==========\n\n", ports[i]);
|
||||
print_pcr_port(ports[i]);
|
||||
}
|
||||
}
|
||||
|
||||
void pcr_init(struct pci_dev *const sb)
|
||||
{
|
||||
bool error_exit = false;
|
||||
|
Reference in New Issue
Block a user