sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/clevo/l140cu: drop disabled SPD indices

Browse Source 
Drop the disabled SPD indices from memcfg, since they're already
initialized to 0.

Change-Id: I6d88bdac17222c2c5c35439517fe0bea46744b2b
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/46248
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by:  Felix Singer <felixsinger@posteo.net>
This commit is contained in:
Michael Niewöhner
2020-10-09 21:40:32 +02:00
parent 3a8edc1f00
commit d838c8f4f4
1 changed files with 0 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/mainboard/clevo/cml-u/variants/l140cu/romstage.c
View File

@@ -4,17 +4,14 @@
#include <soc/romstage.h> #include <soc/romstage.h>
static const struct cnl_mb_cfg memcfg = { static const struct cnl_mb_cfg memcfg = {
/* Parameters required to access SPD for CH0D0/CH0D1/CH1D0/CH1D1. */
.spd[0] = { .spd[0] = {
.read_type = READ_SPD_CBFS, .read_type = READ_SPD_CBFS,
.spd_spec = {.spd_index = 0}, .spd_spec = {.spd_index = 0},
}, },
.spd[1] = {.read_type = NOT_EXISTING},
.spd[2] = { .spd[2] = {
.read_type = READ_SMBUS, .read_type = READ_SMBUS,
.spd_spec = {.spd_smbus_address = 0xa4}, .spd_spec = {.spd_smbus_address = 0xa4},
}, },
.spd[3] = {.read_type = NOT_EXISTING},
/* /*
* For each channel, there are 3 sets of DQ byte mappings, * For each channel, there are 3 sets of DQ byte mappings,