sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/adl,mtl: Use channel 0 only for memory down in mixed topo

Browse Source 
Change-Id: Ic30bec272e82535f6f606033c3ba512662cb2c8b
Signed-off-by: Jeremy Soller <jackpot51@gmail.com>
This commit is contained in:
Jeremy Soller 2024-03-19 11:23:03 -06:00
parent 960bfe9d53
commit d876776a6b
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/soc/intel/alderlake/meminit.c
View File

@ -70,8 +70,8 @@ static const struct soc_mem_cfg soc_mem_cfg[] = {
* configuration. * configuration.
*/ */
.half_channel = BIT(0), .half_channel = BIT(0),
/* In mixed topologies, either channel 0 or 1 can be memory-down. */ /* In mixed topologies, channel 0 is memory-down. */
.mixed_topo = BIT(0) | BIT(1), .mixed_topo = BIT(0),
}, },
}, },
[MEM_TYPE_LP4X] = { [MEM_TYPE_LP4X] = {

4
src/soc/intel/meteorlake/meminit.c
View File

@ -46,8 +46,8 @@ static const struct soc_mem_cfg soc_mem_cfg[] = {
* configuration. * configuration.
*/ */
.half_channel = BIT(0), .half_channel = BIT(0),
/* In mixed topologies, either channel 0 or 1 can be memory-down. */ /* In mixed topologies, channel 0 is memory-down. */
.mixed_topo = BIT(0) | BIT(1), .mixed_topo = BIT(0),
}, },
}, },
[MEM_TYPE_LP5X] = { [MEM_TYPE_LP5X] = {