inteltool/ahci: Add Skylake support
The SATA device moved from 0:1f.2 to 0:17.0, 0:1f.2 became PMC. We detect that by checking the PCI device class. The ABAR MMIO space has grown to 2KiB and up to 8 ports are supported now. For backwards compatibility, only dump port registers of ports that are enabled in the Ports Implemented (PI) register. Change-Id: I8e0f07d7359d92f689882b5afefa5ffb3766ee8b Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/19584 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
committed by
Stefan Reinauer
parent
0660c6c1ff
commit
da94e171b5
@@ -136,6 +136,7 @@ static inline uint32_t inl(unsigned port)
|
||||
#define PCI_DEVICE_ID_INTEL_LYNXPOINT_LP_BASE 0x9c45
|
||||
#define PCI_DEVICE_ID_INTEL_WILDCATPOINT_LP_PREM 0x9cc3
|
||||
#define PCI_DEVICE_ID_INTEL_WILDCATPOINT_LP 0x9cc5
|
||||
#define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_SATA 0xa102
|
||||
#define PCI_DEVICE_ID_INTEL_CM236 0xa150
|
||||
#define PCI_DEVICE_ID_INTEL_82810 0x7120
|
||||
#define PCI_DEVICE_ID_INTEL_82810_DC 0x7122
|
||||
|
Reference in New Issue
Block a user