mb/google/brya: Enable RTD3 root port mutex for WWAN
This adds RTD3 RPMX mutex to the root port. It is shared between RTD3 and WWAN. BRANCH=firmware-brya-14505.B TEST=boot to OS and check the generated SSDT table for the root port. The RPMX mutex should be generated under the root port. Signed-off-by: Cliff Huang <cliff.huang@intel.com> Change-Id: Ia87b5f9d8300d6263c84a586256424799d3a45b1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/73382 Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Bora Guvendik <bora.guvendik@intel.com> Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
This commit is contained in:
@ -419,6 +419,7 @@ chip soc/intel/alderlake
|
|||||||
register "srcclk_pin" = "5"
|
register "srcclk_pin" = "5"
|
||||||
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
||||||
register "skip_on_off_support" = "true"
|
register "skip_on_off_support" = "true"
|
||||||
|
register "use_rp_mutex" = "true"
|
||||||
device generic 0 alias rp6_rtd3 on
|
device generic 0 alias rp6_rtd3 on
|
||||||
probe DB_LTE LTE_PCIE
|
probe DB_LTE LTE_PCIE
|
||||||
end
|
end
|
||||||
|
@ -187,6 +187,7 @@ chip soc/intel/alderlake
|
|||||||
register "srcclk_pin" = "5"
|
register "srcclk_pin" = "5"
|
||||||
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
||||||
register "skip_on_off_support" = "true"
|
register "skip_on_off_support" = "true"
|
||||||
|
register "use_rp_mutex" = "true"
|
||||||
device generic 0 alias rp6_rtd3 on
|
device generic 0 alias rp6_rtd3 on
|
||||||
probe DB_LTE LTE_PCIE
|
probe DB_LTE LTE_PCIE
|
||||||
end
|
end
|
||||||
|
@ -173,6 +173,7 @@ chip soc/intel/alderlake
|
|||||||
register "srcclk_pin" = "5"
|
register "srcclk_pin" = "5"
|
||||||
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
||||||
register "skip_on_off_support" = "true"
|
register "skip_on_off_support" = "true"
|
||||||
|
register "use_rp_mutex" = "true"
|
||||||
device generic 0 alias rp6_rtd3 on
|
device generic 0 alias rp6_rtd3 on
|
||||||
probe DB_LTE LTE_PCIE
|
probe DB_LTE LTE_PCIE
|
||||||
end
|
end
|
||||||
|
@ -419,6 +419,7 @@ chip soc/intel/alderlake
|
|||||||
register "srcclk_pin" = "5"
|
register "srcclk_pin" = "5"
|
||||||
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
||||||
register "skip_on_off_support" = "true"
|
register "skip_on_off_support" = "true"
|
||||||
|
register "use_rp_mutex" = "true"
|
||||||
device generic 0 alias rp6_rtd3 on
|
device generic 0 alias rp6_rtd3 on
|
||||||
probe DB_LTE LTE_PCIE
|
probe DB_LTE LTE_PCIE
|
||||||
end
|
end
|
||||||
|
@ -262,6 +262,7 @@ chip soc/intel/alderlake
|
|||||||
register "srcclk_pin" = "5"
|
register "srcclk_pin" = "5"
|
||||||
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
||||||
register "skip_on_off_support" = "true"
|
register "skip_on_off_support" = "true"
|
||||||
|
register "use_rp_mutex" = "true"
|
||||||
device generic 0 alias rp6_rtd3 on
|
device generic 0 alias rp6_rtd3 on
|
||||||
probe DB_LTE LTE_PCIE
|
probe DB_LTE LTE_PCIE
|
||||||
end
|
end
|
||||||
|
@ -200,6 +200,7 @@ chip soc/intel/alderlake
|
|||||||
register "srcclk_pin" = "5"
|
register "srcclk_pin" = "5"
|
||||||
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
|
||||||
register "skip_on_off_support" = "true"
|
register "skip_on_off_support" = "true"
|
||||||
|
register "use_rp_mutex" = "true"
|
||||||
device generic 0 alias rp6_rtd3 on end
|
device generic 0 alias rp6_rtd3 on end
|
||||||
end
|
end
|
||||||
chip drivers/wwan/fm
|
chip drivers/wwan/fm
|
||||||
|
Reference in New Issue
Block a user